Home
last modified time | relevance | path

Searched refs:OpId (Results 1 – 5 of 5) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/
H A DAMDGPUBaseInfo.cpp1904 bool isValidMsgOp(int64_t MsgId, int64_t OpId, const MCSubtargetInfo &STI, in isValidMsgOp() argument
1909 return 0 <= OpId && isUInt<OP_WIDTH_>(OpId); in isValidMsgOp()
1912 if (MsgId == ID_GS_PreGFX11 && OpId == OP_GS_NOP) in isValidMsgOp()
1915 return !getMsgOpName(MsgId, OpId, STI).empty(); in isValidMsgOp()
1918 return OpId == OP_NONE_; in isValidMsgOp()
1921 bool isValidMsgStream(int64_t MsgId, int64_t OpId, int64_t StreamId, in isValidMsgStream() argument
1923 assert(isValidMsgOp(MsgId, OpId, STI, Strict)); in isValidMsgStream()
1933 return (OpId == OP_GS_NOP) ? in isValidMsgStream()
1947 bool msgSupportsStream(int64_t MsgId, int64_t OpId, in msgSupportsStream() argument
1951 OpId != OP_GS_NOP; in msgSupportsStream()
[all …]
H A DAMDGPUBaseInfo.h1199 bool isValidMsgOp(int64_t MsgId, int64_t OpId, const MCSubtargetInfo &STI,
1203 bool isValidMsgStream(int64_t MsgId, int64_t OpId, int64_t StreamId,
1210 bool msgSupportsStream(int64_t MsgId, int64_t OpId, const MCSubtargetInfo &STI);
1212 void decodeMsg(unsigned Val, uint16_t &MsgId, uint16_t &OpId,
1217 uint64_t OpId,
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/
H A DAMDGPUInstPrinter.cpp1555 uint16_t OpId; in printSendMsg() local
1557 decodeMsg(Imm16, MsgId, OpId, StreamId, STI); in printSendMsg()
1561 if (!MsgName.empty() && isValidMsgOp(MsgId, OpId, STI) && in printSendMsg()
1562 isValidMsgStream(MsgId, OpId, StreamId, STI)) { in printSendMsg()
1565 O << ", " << getMsgOpName(MsgId, OpId, STI); in printSendMsg()
1566 if (msgSupportsStream(MsgId, OpId, STI)) { in printSendMsg()
1571 } else if (encodeMsg(MsgId, OpId, StreamId) == Imm16) { in printSendMsg()
1572 O << "sendmsg(" << MsgId << ", " << OpId << ", " << StreamId << ')'; in printSendMsg()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachineInstr.cpp2607 bool MachineInstr::mayFoldInlineAsmRegOp(unsigned OpId) const { in mayFoldInlineAsmRegOp()
2608 assert(OpId && "expected non-zero operand id"); in mayFoldInlineAsmRegOp()
2611 if (!getOperand(OpId).isReg()) in mayFoldInlineAsmRegOp()
2614 const MachineOperand &MD = getOperand(OpId - 1); in mayFoldInlineAsmRegOp()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DMachineInstr.h1405 bool mayFoldInlineAsmRegOp(unsigned OpId) const;