| /freebsd/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRExpandPseudoInsts.cpp | 69 bool expandArith(unsigned OpLo, unsigned OpHi, Block &MBB, BlockIt MBBI);
150 bool AVRExpandPseudo::expandArith(unsigned OpLo, unsigned OpHi, Block &MBB, in expandArith() argument
169 buildMI(MBB, MBBI, OpHi) in expandArith()
369 unsigned OpHi = AVR::SBCIRdK; in expand() local
382 buildMI(MBB, MBBI, OpHi) in expand()
431 unsigned OpHi = AVR::COMRd; in expand() local
443 buildMI(MBB, MBBI, OpHi) in expand()
503 unsigned OpHi = AVR::CPCRdRr; in expand() local
512 auto MIBHI = buildMI(MBB, MBBI, OpHi) in expand()
536 unsigned OpHi = AVR::CPCRdRr; in expand() local
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonConstPropagation.cpp | 1962 const MachineOperand &OpHi = LoIs1 ? MI.getOperand(3) : MI.getOperand(1); in evaluate() local
1964 RegisterSubReg SrcRL(OpLo), SrcRH(OpHi); in evaluate()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.cpp | 2454 MachineOperand OpHi = MI.getOperand(2); in expandPostRAPseudo() local
2484 if (OpHi.isGlobal()) in expandPostRAPseudo()
2485 OpHi.setOffset(OpHi.getOffset() + Adjust + 12); in expandPostRAPseudo()
2488 .add(OpHi)); in expandPostRAPseudo()
|
| H A D | SIISelLowering.cpp | 5687 SDValue OpHi = DAG.getNode(Opc, SL, Hi.getValueType(), Hi, in splitUnaryVectorOp() local
5690 return DAG.getNode(ISD::CONCAT_VECTORS, SDLoc(Op), VT, OpLo, OpHi); in splitUnaryVectorOp()
5713 SDValue OpHi = DAG.getNode(Opc, SL, Hi0.getValueType(), Hi0, Hi1, in splitBinaryVectorOp() local
5716 return DAG.getNode(ISD::CONCAT_VECTORS, SDLoc(Op), VT, OpLo, OpHi); in splitBinaryVectorOp()
5745 SDValue OpHi = DAG.getNode(Opc, SL, ResVT.second, Hi0, Hi1, Hi2, in splitTernaryVectorOp() local
5748 return DAG.getNode(ISD::CONCAT_VECTORS, SDLoc(Op), VT, OpLo, OpHi); in splitTernaryVectorOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 1770 SDValue OpHi = Op; in SplitVecRes_StrictFPOp() local
1777 GetSplitVector(Op, OpLo, OpHi); in SplitVecRes_StrictFPOp()
1779 std::tie(OpLo, OpHi) = DAG.SplitVectorOperand(N, i); in SplitVecRes_StrictFPOp()
1783 OpsHi[i] = OpHi; in SplitVecRes_StrictFPOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 20205 SDValue OpHi = getUnpackh(DAG, dl, InVT, In, NeedZero ? ZeroVec : Undef); in LowerAVXExtend() local
20206 OpHi = DAG.getBitcast(HalfVT, OpHi); in LowerAVXExtend()
20208 return DAG.getNode(ISD::CONCAT_VECTORS, dl, VT, OpLo, OpHi); in LowerAVXExtend()
20781 SDValue OpHi = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, MVT::v2i64, In, in LowerTRUNCATE() local
20785 DAG.getBitcast(MVT::v4i32, OpHi), ShufMask); in LowerTRUNCATE()
24593 SDValue OpHi = DAG.getVectorShuffle(InVT, dl, In, In, ShufMask); in LowerSIGN_EXTEND() local
24594 OpHi = DAG.getNode(ISD::SIGN_EXTEND_VECTOR_INREG, dl, HalfVT, OpHi); in LowerSIGN_EXTEND()
24596 return DAG.getNode(ISD::CONCAT_VECTORS, dl, VT, OpLo, OpHi); in LowerSIGN_EXTEND()
|