Home
last modified time | relevance | path

Searched refs:OpEltIdx (Results 1 – 2 of 2) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp24672 int OpEltIdx = M % WideNumElts; in foldExtractSubvectorFromShuffleVector() local
24674 assert((OpEltIdx + WideShufOpIdx * WideNumElts) == M && in foldExtractSubvectorFromShuffleVector()
24678 int OpSubvecIdx = OpEltIdx / NumEltsExtracted; in foldExtractSubvectorFromShuffleVector()
24680 int OpEltIdxInSubvec = OpEltIdx % NumEltsExtracted; in foldExtractSubvectorFromShuffleVector()
24682 assert((OpEltIdxInSubvec + OpSubvecIdx * NumEltsExtracted) == OpEltIdx && in foldExtractSubvectorFromShuffleVector()
25282 int OpEltIdx = (unsigned)Indice < NumElts ? Indice : Indice - NumElts; in combineShuffleToZeroExtendVectorInReg() local
25283 Fn(Indice, OpIdx, OpEltIdx); in combineShuffleToZeroExtendVectorInReg()
25292 [&OpsDemandedElts](int &Indice, int OpIdx, int OpEltIdx) { in combineShuffleToZeroExtendVectorInReg() argument
25293 OpsDemandedElts[OpIdx].setBit(OpEltIdx); in combineShuffleToZeroExtendVectorInReg()
25308 int &Indice, int OpIdx, int OpEltIdx) { in combineShuffleToZeroExtendVectorInReg() argument
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp40047 int OpEltIdx = MaskElt - Lo; in combineX86ShufflesRecursively() local
40048 OpDemandedElts.setBit(OpEltIdx); in combineX86ShufflesRecursively()