Home
last modified time | relevance | path

Searched refs:Op1Reg5 (Results 1 – 1 of 1) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp18367 Register Op1Reg5 = First.getOperand(5).getReg(); in EmitLoweredCascadedSelect()
18383 .addReg(Op1Reg5) in EmitLoweredCascadedSelect()
18364 Register Op1Reg5 = First.getOperand(5).getReg(); EmitLoweredCascadedSelect() local