Searched refs:OffsetBits (Results 1 – 8 of 8) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AVR/MCTargetDesc/ |
| H A D | AVRMCCodeEmitter.cpp | 159 int8_t OffsetBits; in encodeMemri() local
162 OffsetBits = OffsetOp.getImm(); in encodeMemri()
164 OffsetBits = 0; in encodeMemri()
171 return (RegBit << 6) | OffsetBits; in encodeMemri()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/ |
| H A D | AliasAnalysis.h | 84 static const int OffsetBits = 23;
86 static_assert(AliasBits + 1 + OffsetBits <= 32,
91 signed int Offset : OffsetBits;
133 if (isInt<OffsetBits>(NewOffset)) { in setOffset()
|
| /freebsd/contrib/llvm-project/clang/include/clang/Basic/ |
| H A D | SourceManager.h | 482 static constexpr int OffsetBits = 8 * sizeof(SourceLocation::UIntTy) - 1; variable
483 SourceLocation::UIntTy Offset : OffsetBits;
515 assert(!(Offset & (1ULL << OffsetBits)) && "Offset is too large"); in getOffsetOnly()
522 assert(!(Offset & (1ULL << OffsetBits)) && "Offset is too large"); in get()
532 assert(!(Offset & (1ULL << OffsetBits)) && "Offset is too large"); in get()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelDAGToDAG.h | 45 unsigned OffsetBits,
|
| H A D | MipsSEISelDAGToDAG.cpp | 282 SDValue Addr, SDValue &Base, SDValue &Offset, unsigned OffsetBits, in selectAddrFrameIndexOffset() argument
286 if (isIntN(OffsetBits + ShiftAmount, CN->getSExtValue())) { in selectAddrFrameIndexOffset()
|
| /freebsd/contrib/llvm-project/clang/lib/CodeGen/ |
| H A D | CGExprConstant.cpp | 851 uint64_t OffsetBits = CGM.getContext().toBits(Offset); in Build() local
875 if (!AppendField(*Field, Layout.getFieldOffset(FieldNo) + OffsetBits, in Build()
884 if (!AppendBitField(*Field, Layout.getFieldOffset(FieldNo) + OffsetBits, in Build()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 3315 Register OffsetBits = getBitcastWiderVectorElementOffset( in bitcastExtractVectorElt() local
3319 auto ExtractedBits = MIRBuilder.buildLShr(NewEltTy, WideElt, OffsetBits); in bitcastExtractVectorElt()
3334 Register OffsetBits) { in buildBitFieldInsert() argument
3338 auto ShiftedInsertVal = B.buildShl(TargetTy, ZextVal, OffsetBits); in buildBitFieldInsert()
3345 auto ShiftedMask = B.buildShl(TargetTy, EltMask, OffsetBits); in buildBitFieldInsert()
3403 Register OffsetBits = getBitcastWiderVectorElementOffset( in bitcastInsertVectorElt() local
3407 Val, OffsetBits); in bitcastInsertVectorElt()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.cpp | 9009 const unsigned OffsetBits = in getMaxMUBUFImmOffset() local
9011 return (1 << OffsetBits) - 1; in getMaxMUBUFImmOffset()
|