| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMInstPrinter.cpp | 407 int32_t OffImm = (int32_t)MO1.getImm(); in printThumbLdrLabelOperand() local
408 bool isSub = OffImm < 0; in printThumbLdrLabelOperand()
411 if (OffImm == INT32_MIN) in printThumbLdrLabelOperand()
412 OffImm = 0; in printThumbLdrLabelOperand()
414 markup(O, Markup::Immediate) << "#-" << formatImm(-OffImm); in printThumbLdrLabelOperand()
416 markup(O, Markup::Immediate) << "#" << formatImm(OffImm); in printThumbLdrLabelOperand()
1090 int32_t OffImm = (int32_t)MO.getImm() << scale; in printAdrLabelOperand() local
1093 if (OffImm == INT32_MIN) in printAdrLabelOperand()
1095 else if (OffImm < 0) in printAdrLabelOperand()
1096 O << "#-" << -OffImm; in printAdrLabelOperand()
[all …]
|
| H A D | ARMMCTargetDesc.cpp | 450 int32_t OffImm = (int32_t)MO2.getImm(); in evaluateMemOpAddrForAddrMode_i12() local
452 if (OffImm == INT32_MIN) in evaluateMemOpAddrForAddrMode_i12()
453 OffImm = 0; in evaluateMemOpAddrForAddrMode_i12()
454 return Addr + OffImm; in evaluateMemOpAddrForAddrMode_i12()
527 int32_t OffImm = (int32_t)MO2.getImm(); in evaluateMemOpAddrForAddrModeT2_i8s4() local
528 assert(((OffImm & 0x3) == 0) && "Not a valid immediate!"); in evaluateMemOpAddrForAddrModeT2_i8s4()
531 if (OffImm == INT32_MIN) in evaluateMemOpAddrForAddrModeT2_i8s4()
532 OffImm = 0; in evaluateMemOpAddrForAddrModeT2_i8s4()
533 return Addr + OffImm; in evaluateMemOpAddrForAddrModeT2_i8s4()
544 int32_t OffImm = (int32_t)MO1.getImm(); in evaluateMemOpAddrForAddrModeT2_pc() local
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelDAGToDAG.cpp | 113 bool SelectAddrModeImm12(SDValue N, SDValue &Base, SDValue &OffImm);
146 SDValue &OffImm);
148 SDValue &OffImm);
150 SDValue &OffImm);
152 SDValue &OffImm);
153 bool SelectThumbAddrModeSP(SDValue N, SDValue &Base, SDValue &OffImm);
155 bool SelectTAddrModeImm7(SDValue N, SDValue &Base, SDValue &OffImm);
158 bool SelectT2AddrModeImm12(SDValue N, SDValue &Base, SDValue &OffImm);
160 bool SelectT2AddrModeImm8(SDValue N, SDValue &Base, SDValue &OffImm);
162 SDValue &OffImm);
[all …]
|
| H A D | ARMLoadStoreOptimizer.cpp | 1800 int OffImm = getMemoryOpOffset(*MI); in FixInvalidRegPairOp() local
1804 if (OddRegNum > EvenRegNum && OffImm == 0) { in FixInvalidRegPairOp()
1832 ? (isT2 ? (OffImm < 0 ? ARM::t2LDRi8 : ARM::t2LDRi12) : ARM::LDRi12) in FixInvalidRegPairOp()
1833 : (isT2 ? (OffImm < 0 ? ARM::t2STRi8 : ARM::t2STRi12) : ARM::STRi12); in FixInvalidRegPairOp()
1837 ? (isT2 ? (OffImm+4 < 0 ? ARM::t2LDRi8 : ARM::t2LDRi12) : ARM::LDRi12) in FixInvalidRegPairOp()
1838 : (isT2 ? (OffImm+4 < 0 ? ARM::t2STRi8 : ARM::t2STRi12) : ARM::STRi12); in FixInvalidRegPairOp()
1843 InsertLDR_STR(MBB, MBBI, OffImm + 4, isLd, NewOpc2, OddReg, OddDeadKill, in FixInvalidRegPairOp()
1845 InsertLDR_STR(MBB, MBBI, OffImm, isLd, NewOpc, EvenReg, EvenDeadKill, in FixInvalidRegPairOp()
1859 InsertLDR_STR(MBB, MBBI, OffImm, isLd, NewOpc, EvenReg, EvenDeadKill, in FixInvalidRegPairOp()
1862 InsertLDR_STR(MBB, MBBI, OffImm + 4, isLd, NewOpc2, OddReg, OddDeadKill, in FixInvalidRegPairOp()
[all …]
|
| H A D | ARMBaseInstrInfo.cpp | 217 unsigned OffImm = MI.getOperand(NumOps - 2).getImm(); in convertToThreeAddress() local
222 bool isSub = ARM_AM::getAM2Op(OffImm) == ARM_AM::sub; in convertToThreeAddress()
223 unsigned Amt = ARM_AM::getAM2Offset(OffImm); in convertToThreeAddress()
236 ARM_AM::ShiftOpc ShOpc = ARM_AM::getAM2ShiftOpc(OffImm); in convertToThreeAddress()
256 bool isSub = ARM_AM::getAM3Op(OffImm) == ARM_AM::sub; in convertToThreeAddress()
257 unsigned Amt = ARM_AM::getAM3Offset(OffImm); in convertToThreeAddress()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 79 bool SelectAddrModeIndexed7S8(SDValue N, SDValue &Base, SDValue &OffImm) { in SelectAddrModeIndexed7S8() argument
80 return SelectAddrModeIndexed7S(N, 1, Base, OffImm); in SelectAddrModeIndexed7S8()
82 bool SelectAddrModeIndexed7S16(SDValue N, SDValue &Base, SDValue &OffImm) { in SelectAddrModeIndexed7S16() argument
83 return SelectAddrModeIndexed7S(N, 2, Base, OffImm); in SelectAddrModeIndexed7S16()
85 bool SelectAddrModeIndexed7S32(SDValue N, SDValue &Base, SDValue &OffImm) { in SelectAddrModeIndexed7S32() argument
86 return SelectAddrModeIndexed7S(N, 4, Base, OffImm); in SelectAddrModeIndexed7S32()
88 bool SelectAddrModeIndexed7S64(SDValue N, SDValue &Base, SDValue &OffImm) { in SelectAddrModeIndexed7S64() argument
89 return SelectAddrModeIndexed7S(N, 8, Base, OffImm); in SelectAddrModeIndexed7S64()
91 bool SelectAddrModeIndexed7S128(SDValue N, SDValue &Base, SDValue &OffImm) { in SelectAddrModeIndexed7S128() argument
92 return SelectAddrModeIndexed7S(N, 16, Base, OffImm); in SelectAddrModeIndexed7S128()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 7411 MachineOperand &OffImm = RootDef->getOperand(2); in selectAddrModeUnscaled() local
7412 if (!OffImm.isReg()) in selectAddrModeUnscaled()
7414 MachineInstr *RHS = MRI.getVRegDef(OffImm.getReg()); in selectAddrModeUnscaled()
|