Searched refs:OPERAND_SIMM5 (Results 1 – 2 of 2) sorted by relevance
287 OPERAND_SIMM5, enumerator
2417 case RISCVOp::OPERAND_SIMM5: in verifyInstruction()