Searched refs:OPERAND_REG_IMM_INT32 (Results 1 – 9 of 9) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIDefines.h | 200 OPERAND_REG_IMM_INT32 = MCOI::OPERAND_FIRST_TARGET, enumerator 256 OPERAND_REG_IMM_FIRST = OPERAND_REG_IMM_INT32, 265 OPERAND_SRC_FIRST = OPERAND_REG_IMM_INT32,
|
H A D | SIRegisterInfo.td | 1137 def SSrc_b32 : SrcRegOrImm9 <SReg_32, "OPW32", "OPERAND_REG_IMM_INT32", 32, OperandSemantics.INT>; 1141 def SSrcOrLds_b32 : SrcRegOrImm9 <SRegOrLds_32, "OPW32", "OPERAND_REG_IMM_INT32", 32, OperandSemant… 1207 def VSrc_b32 : SrcRegOrImm9 <VS_32, "OPW32", "OPERAND_REG_IMM_INT32", 32, OperandSemantics.INT>;
|
H A D | SIInstrInfo.h | 1091 AMDGPU::OPERAND_REG_IMM_INT64 : AMDGPU::OPERAND_REG_IMM_INT32; in isInlineConstant()
|
H A D | SIInstrInfo.td | 967 let OperandType = "OPERAND_REG_IMM_INT32";
|
H A D | SIInstrInfo.cpp | 4242 case AMDGPU::OPERAND_REG_IMM_INT32: in isInlineConstant() 4686 case AMDGPU::OPERAND_REG_IMM_INT32: in verifyInstruction()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
H A D | AMDGPUMCCodeEmitter.cpp | 274 case AMDGPU::OPERAND_REG_IMM_INT32: in getLitEncoding()
|
H A D | AMDGPUInstPrinter.cpp | 821 case AMDGPU::OPERAND_REG_IMM_INT32: in printRegularOperand()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/ |
H A D | AMDGPUBaseInfo.h | 1357 case AMDGPU::OPERAND_REG_IMM_INT32: in getOperandSize()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
H A D | AMDGPUAsmParser.cpp | 1924 case AMDGPU::OPERAND_REG_IMM_INT32: in getOpFltSemantics() 2292 case AMDGPU::OPERAND_REG_IMM_INT32: in addLiteralImmOperand() 2346 case AMDGPU::OPERAND_REG_IMM_INT32: in addLiteralImmOperand()
|