/freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
H A D | VVPNodes.def | 57 /// REGISTER_PACKED(OPC) 58 /// \p OPC The VVP opcode of the operation. 60 #define REGISTER_PACKED(OPC) 63 /// ADD_REDUCE_VVP_OP(OPC) 64 /// \p OPC The VVP opcode of the operation. 67 #define ADD_REDUCE_VVP_OP(OPC, SDNAME) ADD_VVP_OP(OPC, SDNAME) 76 #define HELPER_REDUCTION(OPC, SCALAR_OPC) \ 77 ADD_REDUCE_VVP_OP(VVP_REDUCE_##OPC,VECREDUCE_##OPC) \ 78 HANDLE_VP_TO_VVP(VP_REDUCE_##OPC, VVP_REDUCE_##OPC) \ 79 HANDLE_VVP_REDUCE_TO_SCALAR(VVP_REDUCE_##OPC, SCALAR_OPC)
|
H A D | VECustomDAG.cpp | 362 bool hasReductionStartParam(unsigned OPC) { in hasReductionStartParam() argument 364 if (ISD::isVPReduction(OPC)) in hasReductionStartParam()
|
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | TargetOpcodes.h | 22 #define HANDLE_TARGET_OPCODE(OPC) OPC, argument 23 #define HANDLE_TARGET_OPCODE_MARKER(IDENT, OPC) IDENT = OPC, argument
|
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
H A D | Instruction.h | 947 #define HANDLE_TERM_INST(N, OPC, CLASS) OPC = N, 954 #define HANDLE_UNARY_INST(N, OPC, CLASS) OPC = N, 961 #define HANDLE_BINARY_INST(N, OPC, CLASS) OPC = N, 968 #define HANDLE_MEMORY_INST(N, OPC, CLASS) OPC = N, 975 #define HANDLE_CAST_INST(N, OPC, CLASS) OPC = N, 982 #define HANDLE_FUNCLETPAD_INST(N, OPC, CLASS) OPC = N, 989 #define HANDLE_OTHER_INST(N, OPC, CLASS) OPC = N,
|
H A D | InstrTypes.h | 131 #define HANDLE_UNARY_INST(N, OPC, CLASS) \ 132 static UnaryOperator *Create##OPC(Value *V, const Twine &Name = "") {\ 133 return Create(Instruction::OPC, V, Name);\ 136 #define HANDLE_UNARY_INST(N, OPC, CLASS) \ 137 static UnaryOperator *Create##OPC(Value *V, const Twine &Name, \ 139 return Create(Instruction::OPC, V, Name, BB);\ 142 #define HANDLE_UNARY_INST(N, OPC, CLASS) \ 143 static UnaryOperator *Create##OPC(Value *V, const Twine &Name, \ 145 return Create(Instruction::OPC, V, Name, I);\ 148 #define HANDLE_UNARY_INST(N, OPC, CLASS) \ [all …]
|
H A D | VPIntrinsics.def | 93 // \p OPC The opcode of the instruction with the same function. 95 #define VP_PROPERTY_FUNCTIONAL_OPC(OPC)
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86LowerTileCopy.cpp | 138 #define GET_EGPR_IF_ENABLED(OPC) (ST.hasEGPR() ? OPC##_EVEX : OPC) in runOnMachineFunction() argument
|
H A D | X86DomainReassignment.cpp | 622 #define GET_EGPR_IF_ENABLED(OPC) STI->hasEGPR() ? OPC##_EVEX : OPC in initConverters() argument
|
H A D | X86ExpandPseudo.cpp | 267 #define GET_EGPR_IF_ENABLED(OPC) (STI->hasEGPR() ? OPC##_EVEX : OPC) in expandMI() argument
|
H A D | X86ISelDAGToDAG.cpp | 279 #define GET_ND_IF_ENABLED(OPC) (Subtarget->hasNDD() ? OPC##_ND : OPC) in getAddressOperands() argument 4154 #define GET_EGPR_IF_ENABLED(OPC) (Subtarget->hasEGPR() ? OPC##_EVEX : OPC) in matchBEXTRFromAndImm() argument
|
H A D | X86FastISel.cpp | 3051 #define GET_EGPR_IF_ENABLED(OPC) Subtarget->hasEGPR() ? OPC##_EVEX : OPC in fastLowerIntrinsicCall() argument
|
H A D | X86InstrInfo.cpp | 3408 #define GET_ND_IF_ENABLED(OPC) (HasNDD ? OPC##_ND : OPC) in getCMovOpcode() argument 4481 #define GET_EGPR_IF_ENABLED(OPC) (STI.hasEGPR() ? OPC##_EVEX : OPC) in getLoadStoreRegOpcode() argument
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVInstrInfo.cpp | 1657 #define OPCODE_LMUL_CASE(OPC) \ in isVectorAssociativeAndCommutative() argument 1658 case RISCV::OPC##_M1: \ in isVectorAssociativeAndCommutative() 1659 case RISCV::OPC##_M2: \ in isVectorAssociativeAndCommutative() 1660 case RISCV::OPC##_M4: \ in isVectorAssociativeAndCommutative() 1661 case RISCV::OPC##_M8: \ in isVectorAssociativeAndCommutative() 1662 case RISCV::OPC##_MF2: \ in isVectorAssociativeAndCommutative() 1663 case RISCV::OPC##_MF4: \ in isVectorAssociativeAndCommutative() 1664 case RISCV::OPC##_MF8 in isVectorAssociativeAndCommutative() 1666 #define OPCODE_LMUL_MASK_CASE(OPC) \ in isVectorAssociativeAndCommutative() argument 1667 case RISCV::OPC##_M1_MASK: \ in isVectorAssociativeAndCommutative() [all …]
|
/freebsd/contrib/llvm-project/llvm/include/llvm/SandboxIR/ |
H A D | SandboxIR.h | 92 #define DEF_INSTR(ID, OPC, CLASS) friend class CLASS; // For constructor argument 145 #define DEF_INSTR(ID, OPC, CLASS) ID, argument 158 #define DEF_INSTR(ID, OPC, CLASS) \ in getSubclassIDStr() argument 491 #define OP(OPC) OPC, argument 492 #define DEF_INSTR(ID, OPC, CLASS) OPC argument
|
/freebsd/contrib/llvm-project/llvm/lib/SandboxIR/ |
H A D | SandboxIR.cpp | 217 #define DEF_INSTR(ID, OPC, CLASS) \ in classof() argument 286 #define OP(OPC) \ in getOpcodeName() argument 287 case Opcode::OPC: \ in getOpcodeName() 288 return #OPC; in getOpcodeName() 289 #define DEF_INSTR(ID, OPC, CLASS) OPC in getOpcodeName() argument 439 #define DEF_INSTR(ID, OPC, CLASS) \ in classof() argument
|
/freebsd/crypto/openssl/crypto/bio/ |
H A D | bss_log.c | 75 # define LOG_DAEMON OPC$M_NM_NTWORK 370 opcdef_p->opc$b_ms_type = OPC$_RQ_RQST; in xsyslog()
|
/freebsd/contrib/llvm-project/llvm/lib/IR/ |
H A D | Instruction.cpp | 1212 #define HANDLE_TERM_INST(N, OPC, CLASS) \ in getNumSuccessors() argument 1213 case Instruction::OPC: \ in getNumSuccessors() 1224 #define HANDLE_TERM_INST(N, OPC, CLASS) \ in getSuccessor() argument 1225 case Instruction::OPC: \ in getSuccessor() 1236 #define HANDLE_TERM_INST(N, OPC, CLASS) \ in setSuccessor() argument 1237 case Instruction::OPC: \ in setSuccessor()
|
H A D | IntrinsicInst.cpp | 524 #define VP_PROPERTY_FUNCTIONAL_OPC(OPC) return Instruction::OPC; in getFunctionalOpcodeForVP() argument 595 #define VP_PROPERTY_FUNCTIONAL_OPC(OPC) case Instruction::OPC: in getForOpcode() argument
|
H A D | Value.cpp | 128 #define HANDLE_INST(N, OPC, CLASS) \ in deleteValue() argument 129 case Value::InstructionVal + Instruction::OPC: \ in deleteValue() 132 #define HANDLE_USER_INST(N, OPC, CLASS) in deleteValue() argument
|
/freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/ |
H A D | CodeGenTarget.cpp | 298 #define HANDLE_TARGET_OPCODE(OPC) #OPC, argument
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMInstructionSelector.cpp | 301 #define STORE_OPCODE(VAR, OPC) VAR = isThumb ? ARM::t2##OPC : ARM::OPC in OpcodeCache() argument
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUTargetTransformInfo.cpp | 588 const int OPC = TLI->InstructionOpcodeToISD(FAdd->getOpcode()); in getArithmeticInstrCost() local 589 if (OPC == ISD::FADD || OPC == ISD::FSUB) { in getArithmeticInstrCost()
|
/freebsd/contrib/libpcap/ |
H A D | grammar.y.in | 414 %token SIO OPC DPC SLS HSIO HOPC HDPC HSLS 920 | OPC { $$.mtp3fieldtype = M_OPC; }
|
H A D | scanner.l | 399 opc return OPC;
|
/freebsd/contrib/llvm-project/llvm/include/llvm/Support/ |
H A D | TargetOpcodes.def | 18 #define HANDLE_TARGET_OPCODE(OPC, NUM) 24 #define HANDLE_TARGET_OPCODE_MARKER(IDENT, OPC)
|