Searched refs:NotRHS (Results 1 – 4 of 4) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Support/ |
H A D | KnownBits.cpp | 68 KnownBits NotRHS = RHS; in computeForAddSub() local 69 std::swap(NotRHS.Zero, NotRHS.One); in computeForAddSub() 70 KnownOut = ::computeForAddCarry(LHS, NotRHS, /*CarryZero=*/false, in computeForAddSub()
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineSelect.cpp | 1743 enum NotMask { None = 0, NotInner, NotRHS }; in foldSelectICmpEq() enumerator 1754 } else if (NotMask == NotRHS) { in foldSelectICmpEq() 1776 matchFalseVal(AndOps, OrOps, NotRHS)) in foldSelectICmpEq() 1806 matchFalseVal(AndOps, OrOps, NotRHS)) in foldSelectICmpEq()
|
H A D | InstCombineAddSub.cpp | 1737 Value *NotRHS = getFreelyInverted(RHS, RHS->hasOneUse(), &Builder); in visitAdd() local 1738 assert(NotLHS != nullptr && NotRHS != nullptr && in visitAdd() 1740 Value *LHSPlusRHS = Builder.CreateAdd(NotLHS, NotRHS); in visitAdd()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 9375 SDValue NotRHS = DAG.getNOT(DL, RHS, VT); in unfoldMaskedMerge() local 9376 return DAG.getNode(ISD::AND, DL, VT, LHS, NotRHS); in unfoldMaskedMerge()
|