| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/SandboxVectorizer/Passes/ |
| H A D | BottomUpVec.cpp | 343 Value *NewVec = nullptr; in emitVectors() local
374 NewVec = createVectorInstr(ActionPtr->Bndl, VecOperands); in emitVectors()
377 if (NewVec != nullptr) in emitVectors()
382 NewVec = cast<DiamondReuse>(LegalityRes).getVector()->Vec; in emitVectors()
389 NewVec = createShuffle(VecOp, Mask, UserBB); in emitVectors()
390 assert(NewVec->getType() == VecOp->getType() && in emitVectors()
452 NewVec = LastV; in emitVectors()
459 NewVec = createPack(Bndl, UserBB); in emitVectors()
463 if (NewVec != nullptr) { in emitVectors()
465 ActionPtr->Vec = NewVec; in emitVectors()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
| H A D | LowerVectorIntrinsics.cpp | 47 Value *NewVec = LoopBuilder.CreateInsertElement(Vec, Res, LoopIndex); in lowerUnaryVectorIntrinsicAsLoop() local
48 Vec->addIncoming(NewVec, LoopBB); in lowerUnaryVectorIntrinsicAsLoop()
58 CI->replaceAllUsesWith(NewVec); in lowerUnaryVectorIntrinsicAsLoop()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeTypesGeneric.cpp | 229 SDValue NewVec = DAG.getNode( in ExpandRes_EXTRACT_VECTOR_ELT() local
237 Lo = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, NewVT, NewVec, Idx); in ExpandRes_EXTRACT_VECTOR_ELT()
241 Hi = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, NewVT, NewVec, Idx); in ExpandRes_EXTRACT_VECTOR_ELT()
402 SDValue NewVec = DAG.getBuildVector(NewVecVT, dl, NewElts); in ExpandOp_BUILD_VECTOR() local
405 return DAG.getNode(ISD::BITCAST, dl, VecVT, NewVec); in ExpandOp_BUILD_VECTOR()
441 SDValue NewVec = DAG.getNode(ISD::BITCAST, dl, in ExpandOp_INSERT_VECTOR_ELT() local
451 NewVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, NewVecVT, NewVec, Lo, Idx); in ExpandOp_INSERT_VECTOR_ELT()
455 NewVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, NewVecVT, NewVec, Hi, Idx); in ExpandOp_INSERT_VECTOR_ELT()
458 return DAG.getNode(ISD::BITCAST, dl, VecVT, NewVec); in ExpandOp_INSERT_VECTOR_ELT()
|
| H A D | LegalizeDAG.cpp | 5923 SDValue NewVec = DAG.getBuildVector(MidVT, SL, NewOps); in PromoteNode() local
5924 Results.push_back(DAG.getNode(ISD::BITCAST, SL, EltVT, NewVec)); in PromoteNode()
5962 SDValue NewVec = CastVec; in PromoteNode() local
5970 NewVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, SL, NVT, in PromoteNode()
5971 NewVec, Elt, InEltIdx); in PromoteNode()
5974 Results.push_back(DAG.getNode(ISD::BITCAST, SL, OVT, NewVec)); in PromoteNode()
|
| H A D | LegalizeVectorTypes.cpp | 5843 SDValue NewVec; in WidenVecRes_BITCAST() local
5854 NewVec = DAG.getNode(ISD::CONCAT_VECTORS, dl, NewInVT, Ops); in WidenVecRes_BITCAST()
5861 NewVec = DAG.getNode(ISD::BUILD_VECTOR, dl, NewInVT, Ops); in WidenVecRes_BITCAST()
5864 NewVec = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, NewInVT, InOp); in WidenVecRes_BITCAST()
5866 return DAG.getNode(ISD::BITCAST, dl, WidenVT, NewVec); in WidenVecRes_BITCAST()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVRegularizer.cpp | 236 Value *NewVec = in visitCallScalToVec() local
238 CI->setOperand(1, NewVec); in visitCallScalToVec()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 3685 auto NewVec = MIRBuilder.buildBuildVector(MidTy, NewOps); in bitcastExtractVectorElt() local
3686 MIRBuilder.buildBitcast(Dst, NewVec); in bitcastExtractVectorElt()
6367 auto NewVec = MIRBuilder.buildPadVectorWithUndefElements(MoreTy, MO); in moreElementsVector() local
6375 NewVec = MIRBuilder.buildInsertVectorElement(MoreTy, NewVec, in moreElementsVector()
6380 MO.setReg(NewVec.getReg(0)); in moreElementsVector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 8810 SDValue NewVec = DAG.getNode(ARMISD::BUILD_VECTOR, dl, MVT::v4f32, Parts); in LowerVECTOR_SHUFFLEUsingMovs() local
8811 return DAG.getBitcast(VT, NewVec); in LowerVECTOR_SHUFFLEUsingMovs()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 52966 SDValue NewVec = DAG.getNode(ISD::CONCAT_VECTORS, dl, RegVT, Load1, Load2); in combineLoad() local
52967 return DCI.CombineTo(N, NewVec, TF, true); in combineLoad()
|