/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineLoadStoreAlloca.cpp | 567 LoadInst *NewLoad = in combineLoadToNewType() local 570 NewLoad->setAtomic(LI.getOrdering(), LI.getSyncScopeID()); in combineLoadToNewType() 571 copyMetadataForLoad(*NewLoad, LI); in combineLoadToNewType() 572 return NewLoad; in combineLoadToNewType() 680 LoadInst *NewLoad = IC.combineLoadToNewType(Load, DestTy); in combineLoadToOperationType() local 681 CastUser->replaceAllUsesWith(NewLoad); in combineLoadToOperationType() 709 LoadInst *NewLoad = IC.combineLoadToNewType(LI, ST->getTypeAtIndex(0U), in unpackLoadToAggregate() local 711 NewLoad->setAAMetadata(LI.getAAMetadata()); in unpackLoadToAggregate() 713 PoisonValue::get(T), NewLoad, 0, Name)); in unpackLoadToAggregate() 757 LoadInst *NewLoad = IC.combineLoadToNewType(LI, ET, ".unpack"); in unpackLoadToAggregate() local [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/FuzzMutate/ |
H A D | RandomIRBuilder.cpp | 216 auto *NewLoad = new LoadInst(AccessTy, Ptr, "L", &*IP); in newSource() local 219 if (Pred.matches(Srcs, NewLoad)) in newSource() 220 RS.sample(NewLoad, RS.totalWeight()); in newSource() 222 NewLoad->eraseFromParent(); in newSource()
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
H A D | GVN.cpp | 1480 auto *NewLoad = new LoadInst( in eliminatePartiallyRedundantLoad() local 1484 NewLoad->setDebugLoc(Load->getDebugLoc()); in eliminatePartiallyRedundantLoad() 1487 NewLoad, nullptr, NewLoad->getParent(), MemorySSA::BeforeTerminator); in eliminatePartiallyRedundantLoad() 1497 NewLoad->setAAMetadata(Tags); in eliminatePartiallyRedundantLoad() 1500 NewLoad->setMetadata(LLVMContext::MD_invariant_load, MD); in eliminatePartiallyRedundantLoad() 1502 NewLoad->setMetadata(LLVMContext::MD_invariant_group, InvGroupMD); in eliminatePartiallyRedundantLoad() 1504 NewLoad->setMetadata(LLVMContext::MD_range, RangeMD); in eliminatePartiallyRedundantLoad() 1507 NewLoad->setMetadata(LLVMContext::MD_access_group, AccessMD); in eliminatePartiallyRedundantLoad() 1517 AvailableValueInBlock::get(UnavailableBlock, NewLoad)); in eliminatePartiallyRedundantLoad() 1519 LLVM_DEBUG(dbgs() << "GVN INSERTED " << *NewLoad << '\n'); in eliminatePartiallyRedundantLoad() [all …]
|
H A D | LowerMatrixIntrinsics.cpp | 1476 auto *NewLoad = Builder.CreateLoad(Op->getType(), Arg); in lowerDotProduct() local 1477 Op->replaceAllUsesWith(NewLoad); in lowerDotProduct()
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/AggressiveInstCombine/ |
H A D | AggressiveInstCombine.cpp | 792 LoadInst *NewLoad = nullptr, *LI1 = LOps.Root; in foldConsecutiveLoads() local 817 NewLoad = Builder.CreateAlignedLoad(WiderType, Load1Ptr, LI1->getAlign(), in foldConsecutiveLoads() 819 NewLoad->takeName(LI1); in foldConsecutiveLoads() 822 NewLoad->setAAMetadata(LOps.AATags); in foldConsecutiveLoads() 824 Value *NewOp = NewLoad; in foldConsecutiveLoads()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86AvoidStoreForwardingBlocks.cpp | 393 MachineInstr *NewLoad = in buildCopy() local 404 getBaseOperand(NewLoad).setIsKill(false); in buildCopy() 405 LLVM_DEBUG(NewLoad->dump()); in buildCopy()
|
H A D | X86InterleavedAccess.cpp | 220 Instruction *NewLoad = in decompose() local 222 DecomposedVectors.push_back(NewLoad); in decompose()
|
H A D | X86ISelLowering.h | 1564 MachineMemOperand *MMO, SDValue &NewLoad,
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | ExpandVectorPredication.cpp | 601 LoadInst *NewLoad = in expandPredicationInMemoryIntrinsic() local 604 NewLoad->setAlignment(*AlignOpt); in expandPredicationInMemoryIntrinsic() 605 NewMemoryInst = NewLoad; in expandPredicationInMemoryIntrinsic()
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
H A D | VPlanRecipes.cpp | 2235 Instruction *NewLoad; in execute() local 2238 NewLoad = State.Builder.CreateMaskedLoad(VecTy, AddrParts[Part], in execute() 2242 NewLoad = State.Builder.CreateAlignedLoad( in execute() 2244 Group->addMetadata(NewLoad); in execute() 2245 NewLoads.push_back(NewLoad); in execute()
|
H A D | VectorCombine.cpp | 1386 auto *NewLoad = cast<LoadInst>(Builder.CreateLoad( in scalarizeLoadExtract() local 1391 NewLoad->setAlignment(ScalarOpAlignment); in scalarizeLoadExtract() 1393 replaceValue(*EI, *NewLoad); in scalarizeLoadExtract()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeDAG.cpp | 1429 SDValue NewLoad; in ExpandExtractFromVectorThroughStack() local 1438 NewLoad = DAG.getLoad(Op.getValueType(), dl, Ch, StackPtr, in ExpandExtractFromVectorThroughStack() 1442 NewLoad = DAG.getExtLoad(ISD::EXTLOAD, dl, Op.getValueType(), Ch, StackPtr, in ExpandExtractFromVectorThroughStack() 1448 DAG.ReplaceAllUsesOfValueWith(Ch, SDValue(NewLoad.getNode(), 1)); in ExpandExtractFromVectorThroughStack() 1452 SmallVector<SDValue, 6> NewLoadOperands(NewLoad->op_begin(), in ExpandExtractFromVectorThroughStack() 1453 NewLoad->op_end()); in ExpandExtractFromVectorThroughStack() 1455 NewLoad = in ExpandExtractFromVectorThroughStack() 1456 SDValue(DAG.UpdateNodeOperands(NewLoad.getNode(), NewLoadOperands), 0); in ExpandExtractFromVectorThroughStack() 1457 return NewLoad; in ExpandExtractFromVectorThroughStack()
|
H A D | DAGCombiner.cpp | 6693 SDValue NewLoad = reduceLoadWidth(And.getNode()); in BackwardsPropagateMask() local 6694 assert(NewLoad && in BackwardsPropagateMask() 6696 CombineTo(Load, NewLoad, NewLoad.getValue(1)); in BackwardsPropagateMask() 6990 SDValue NewLoad = DAG.getMaskedLoad( in visitAND() local 6996 CombineTo(N, NewLoad); in visitAND() 6998 CombineTo(MLoad, NewLoad.getValue(0), NewLoad.getValue(1)); in visitAND() 7153 SDValue NewLoad(Load, 0); in visitAND() local 7156 CombineTo(N, (N0.getNode() == Load) ? NewLoad : N0); in visitAND() 7159 NewLoad = DAG.getLoad(Load->getAddressingMode(), ISD::ZEXTLOAD, in visitAND() 7167 SDValue To[] = { NewLoad.getValue(0), NewLoad.getValue(1), in visitAND() [all …]
|
H A D | LegalizeVectorTypes.cpp | 5690 SDValue NewLoad = in WidenVecRes_LOAD() 5697 ReplaceValueWith(SDValue(N, 1), NewLoad.getValue(1)); in WidenVecRes_LOAD() 5699 return NewLoad; in WidenVecRes_LOAD() 5686 SDValue NewLoad = WidenVecRes_LOAD() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64LegalizerInfo.cpp | 1815 auto NewLoad = MIRBuilder.buildLoad(NewTy, MI.getOperand(1), MMO); in legalizeLoadStore() local 1816 MIRBuilder.buildBitcast(ValReg, NewLoad); in legalizeLoadStore()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | R600ISelLowering.cpp | 1381 SDValue NewLoad = DAG.getExtLoad( in LowerLOAD() local 1384 SDValue Res = DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, VT, NewLoad, in LowerLOAD()
|
H A D | AMDGPUISelLowering.cpp | 3839 SDValue NewLoad in performLoadCombine() local 3843 SDValue BC = DAG.getNode(ISD::BITCAST, SL, VT, NewLoad); in performLoadCombine() 3844 DCI.CombineTo(N, BC, NewLoad.getValue(1)); in performLoadCombine()
|
H A D | SIISelLowering.cpp | 10201 SDValue NewLoad = DAG.getLoad( in widenLoad() local 10214 SDValue Cvt = NewLoad; in widenLoad() 10216 Cvt = DAG.getNode(ISD::SIGN_EXTEND_INREG, SL, MVT::i32, NewLoad, in widenLoad() 10220 Cvt = DAG.getZeroExtendInReg(NewLoad, SL, TruncVT); in widenLoad() 10238 return DAG.getMergeValues({ Cvt, NewLoad.getValue(1) }, SL); in widenLoad()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 10277 SDValue NewLoad = DAG.getMaskedLoad( in LowerMLOAD() local 10281 SDValue Combo = NewLoad; in LowerMLOAD() 10286 Combo = DAG.getNode(ISD::VSELECT, dl, VT, Mask, NewLoad, PassThru); in LowerMLOAD() 10287 return DAG.getMergeValues({Combo, NewLoad.getValue(1)}, dl); in LowerMLOAD() 17849 SDValue NewLoad = in PerformSplittingToWideningLoad() local 17853 Loads.push_back(NewLoad); in PerformSplittingToWideningLoad() 17854 Chains.push_back(SDValue(NewLoad.getNode(), 1)); in PerformSplittingToWideningLoad() 17916 if (SDValue NewLoad = PerformSplittingToWideningLoad(N, DAG)) in PerformExtendCombine() local 17917 return NewLoad; in PerformExtendCombine() 17925 if (SDValue NewLoad = PerformSplittingToWideningLoad(N, DAG)) in PerformFPExtendCombine() local [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 19374 SDValue NewLoad = DAG.getLoad(FVT, dl, LD->getChain(), in performConcatVectorsCombine() local 19376 DAG.ReplaceAllUsesOfValueWith(SDValue(LD, 1), NewLoad.getValue(1)); in performConcatVectorsCombine() 19377 Ops.push_back(NewLoad); in performConcatVectorsCombine() 22050 SDValue NewLoad = DAG.getMaskedLoad( in performUnpackCombine() local 22055 DAG.ReplaceAllUsesOfValueWith(SDValue(MLD, 1), NewLoad.getValue(1)); in performUnpackCombine() 22057 return NewLoad; in performUnpackCombine() 22679 SDValue NewLoad = DAG.getLoad( in performLOADCombine() local 22682 LoadOps.push_back(NewLoad); in performLOADCombine() 22683 LoadOpsChain.push_back(SDValue(cast<SDNode>(NewLoad), 1)); in performLOADCombine() 27243 SDValue NewLoad = DAG.getMaskedLoad( in LowerFixedLengthVectorLoadToSVE() local [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelLowering.cpp | 5998 SDValue NewLoad = DAG.getMemIntrinsicNode(Opc, DL, RetVTList, Ops, NewVT, in PerformLOADCombine() local 6000 SDValue NewChain = NewLoad.getValue(NumElts); in PerformLOADCombine() 6005 Elts.push_back(NewLoad.getValue(i)); in PerformLOADCombine()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | LegalizerHelper.cpp | 3502 auto NewLoad = MIRBuilder.buildLoad(LoadTy, PtrReg, *NewMMO); in lowerLoad() local 3503 MIRBuilder.buildSExtInReg(LoadReg, NewLoad, MemSizeInBits); in lowerLoad() 3505 auto NewLoad = MIRBuilder.buildLoad(LoadTy, PtrReg, *NewMMO); in lowerLoad() local 3508 MIRBuilder.buildAssertZExt(LoadReg, NewLoad, MemSizeInBits); in lowerLoad()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.cpp | 5146 SDValue NewLoad = DAG.getMemIntrinsicNode( in lowerVECTOR_SHUFFLE() 5150 DAG.makeEquivalentMemoryOrdering(Ld, NewLoad); in lowerVECTOR_SHUFFLE() 5151 return convertFromScalableVector(VT, NewLoad, DAG, Subtarget); in lowerVECTOR_SHUFFLE() 10777 SDValue NewLoad = in lowerFixedLengthVectorLoadToRVV() 10781 SDValue Result = convertFromScalableVector(VT, NewLoad, DAG, Subtarget); in lowerFixedLengthVectorLoadToRVV() 10782 return DAG.getMergeValues({Result, NewLoad.getValue(1)}, DL); in lowerFixedLengthVectorLoadToRVV() 10796 SDValue NewLoad = in lowerFixedLengthVectorLoadToRVV() 10800 SDValue Result = convertFromScalableVector(VT, NewLoad, DAG, Subtarget); in lowerFixedLengthVectorLoadToRVV() 10801 return DAG.getMergeValues({Result, NewLoad.getValue(1)}, DL); 5145 SDValue NewLoad = DAG.getMemIntrinsicNode( lowerVECTOR_SHUFFLE() local 10775 SDValue NewLoad = lowerFixedLengthVectorLoadToRVV() local 10794 SDValue NewLoad = lowerFixedLengthVectorLoadToRVV() local
|
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | TargetLowering.h | 3895 SDValue &NewLoad, SDValue Ptr, in visitMaskedLoad() argument
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZISelLowering.cpp | 3841 SDValue NewLoad = DAG.getLoad(ResVT, DL, LoadN->getChain(), in lowerBITCAST() local 3844 DAG.ReplaceAllUsesOfValueWith(SDValue(LoadN, 1), NewLoad.getValue(1)); in lowerBITCAST() 3845 return NewLoad; in lowerBITCAST()
|