Home
last modified time | relevance | path

Searched refs:NewLd (Results 1 – 5 of 5) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPULateCodeGenPrepare.cpp495 LoadInst *NewLd = IRB.CreateAlignedLoad(IRB.getInt32Ty(), NewPtr, Align(4)); in visitLoadInst() local
496 NewLd->copyMetadata(LI); in visitLoadInst()
497 NewLd->setMetadata(LLVMContext::MD_range, nullptr); in visitLoadInst()
501 IRB.CreateTrunc(IRB.CreateLShr(NewLd, ShAmt), IntNTy), LI.getType()); in visitLoadInst()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMParallelDSP.cpp196 LoadInst *NewLd = nullptr; member in __anon176cfc890111::WidenedLoad
201 : NewLd(Wide) { in WidenedLoad()
205 return NewLd; in getLoad()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp12175 SDValue NewLd = DAG.getLoad( in visitMLOAD() local
12179 return CombineTo(N, NewLd, NewLd.getValue(1)); in visitMLOAD()
12195 SDValue NewLd = DAG.getLoadVP( in visitVP_STRIDED_LOAD() local
12200 return CombineTo(N, NewLd, NewLd.getValue(1)); in visitVP_STRIDED_LOAD()
24604 SDValue NewLd = DAG.getLoad(VT, DL, Ld->getChain(), NewAddr, MMO); in narrowExtractedVectorLoad() local
24605 DAG.makeEquivalentMemoryOrdering(Ld, NewLd); in narrowExtractedVectorLoad()
24606 return NewLd; in narrowExtractedVectorLoad()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp7007 SDValue NewLd = in EltsFromConsecutiveLoads() local
7013 DAG.makeEquivalentMemoryOrdering(LD, NewLd); in EltsFromConsecutiveLoads()
7014 return NewLd; in EltsFromConsecutiveLoads()
24772 SDValue NewLd = DAG.getLoad(MVT::i8, dl, Ld->getChain(), Ld->getBasePtr(), in LowerLoad() local
24777 assert(NewLd->getNumValues() == 2 && "Loads must carry a chain!"); in LowerLoad()
24779 SDValue Val = DAG.getNode(ISD::ANY_EXTEND, dl, MVT::i16, NewLd); in LowerLoad()
24783 return DAG.getMergeValues({Val, NewLd.getValue(1)}, dl); in LowerLoad()
51841 SDValue NewLd = DAG.getLoad(MVT::f64, LdDL, Ld->getChain(), in combineStore() local
51845 DAG.makeEquivalentMemoryOrdering(Ld, NewLd); in combineStore()
51846 return DAG.getStore(St->getChain(), StDL, NewLd, St->getBasePtr(), in combineStore()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp11781 SDValue NewLd = DAG.getMemIntrinsicNode( in LowerFP_EXTEND() local
11784 return DAG.getNode(PPCISD::FP_EXTEND_HALF, dl, MVT::v2f64, NewLd, in LowerFP_EXTEND()