Searched refs:NegOp0 (Results 1 – 3 of 3) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineNegator.cpp | 364 Value *NegOp0 = negate(I->getOperand(0), IsNSW, Depth + 1); in visitImpl() local 365 if (!NegOp0) // Early return. in visitImpl() 370 return Builder.CreateShuffleVector(NegOp0, NegOp1, Shuf->getShuffleMask(), in visitImpl() 405 if (Value *NegOp0 = negate(I->getOperand(0), IsNSW, Depth + 1)) in visitImpl() local 406 return Builder.CreateShl(NegOp0, I->getOperand(1), I->getName() + ".neg", in visitImpl() 479 } else if (Value *NegOp0 = negate(Ops[0], /* IsNSW */ false, Depth + 1)) { in visitImpl() local 480 NegatedOp = NegOp0; in visitImpl()
|
| H A D | InstCombineMulDivRem.cpp | 288 if (Value *NegOp0 = in visitMul() local 292 I, Builder.CreateMul(NegOp0, ConstantExpr::getNeg(Op1C), "", in visitMul() 389 if (Value *NegOp0 = Negator::Negate(false, /*IsNSW*/ false, Op0, *this)) in visitMul() local 390 return BinaryOperator::CreateMul(NegOp0, X); in visitMul()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 54538 if (SDValue NegOp0 = isFNEG(DAG, Op.getOperand(0).getNode(), Depth + 1)) in isFNEG() local 54539 if (NegOp0.getValueType() == VT) // FIXME: Can we do better? in isFNEG() 54540 return DAG.getVectorShuffle(VT, SDLoc(Op), NegOp0, DAG.getUNDEF(VT), in isFNEG() 54760 if (SDValue NegOp0 = in getNegatedExpression() local 54763 return DAG.getNode(Opc, SDLoc(Op), VT, NegOp0); in getNegatedExpression()
|