Searched refs:NegLHS (Results 1 – 3 of 3) sorted by relevance
| /freebsd/contrib/llvm-project/clang/lib/CodeGen/ |
| H A D | CGExprScalar.cpp | 4381 bool NegLHS = false; in tryEmitFMulAdd() local
4386 NegLHS = true; in tryEmitFMulAdd()
4404 (LHSBinOp->use_empty() || NegLHS)) { in tryEmitFMulAdd()
4406 if (NegLHS) in tryEmitFMulAdd()
4408 return buildFMulAdd(LHSBinOp, op.RHS, CGF, Builder, NegLHS, isSub); in tryEmitFMulAdd()
4424 (LHSBinOp->use_empty() || NegLHS)) { in tryEmitFMulAdd()
4426 if (NegLHS) in tryEmitFMulAdd()
4428 return buildFMulAdd(LHSBinOp, op.RHS, CGF, Builder, NegLHS, isSub); in tryEmitFMulAdd()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 5089 SDValue NegLHS = DAG.getNode(ISD::FNEG, SL, VT, LHS); in performFNegCombine() local
5093 SDValue Res = DAG.getNode(Opposite, SL, VT, NegLHS, NegRHS, N0->getFlags()); in performFNegCombine()
5227 SDValue NegLHS = DAG.getNode(ISD::FNEG, SL, MVT::f32, LHS); in performFNegCombine() local
5230 return DAG.getNode(ISD::SELECT, SL, MVT::f32, BCSrc.getOperand(0), NegLHS, in performFNegCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 7723 SDValue NegLHS = in getNegatedExpression() local
7725 if (!NegLHS || CostLHS > NegatibleCost::Neutral) { in getNegatedExpression()
7726 RemoveDeadNode(NegLHS); in getNegatedExpression()
7731 Handles.emplace_back(NegLHS); in getNegatedExpression()
7744 RemoveDeadNode(NegLHS); in getNegatedExpression()
7750 return DAG.getSelect(DL, VT, Op.getOperand(0), NegLHS, NegRHS); in getNegatedExpression()
|