Home
last modified time | relevance | path

Searched refs:Nand (Results 1 – 25 of 36) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstCombineIntrinsic.cpp696 auto Nand = [&](auto Lhs, auto Rhs) { return Not(And(Lhs, Rhs)); }; in simplifyTernarylogic() local
756 Res = Nor(A, Nand(B, C)); in simplifyTernarylogic()
811 Res = Xor(Xor(A, B), And(Nand(A, B), C)); in simplifyTernarylogic()
823 Res = And(Nand(A, B), Xnor(B, C)); in simplifyTernarylogic()
847 Res = Nand(A, Or(B, C)); in simplifyTernarylogic()
851 Res = Nor(Nand(A, C), B); in simplifyTernarylogic()
871 Res = Xor(A, Nand(Nand(A, B), C)); in simplifyTernarylogic()
875 Res = And(Nand(A, B), Xor(B, C)); in simplifyTernarylogic()
891 Res = And(Nand(A, B), C); in simplifyTernarylogic()
911 Res = Nand(A, Or(B, Not(C))); in simplifyTernarylogic()
[all …]
/freebsd/sys/contrib/device-tree/src/arm/broadcom/
H A Dbcm5301x-nand-cs0-bch8.dtsi3 * Broadcom BCM470X / BCM5301X Nand chip defaults.
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVExpandAtomicPseudoInsts.cpp113 return expandAtomicBinOp(MBB, MBBI, AtomicRMWInst::Nand, false, 32, in expandMI()
116 return expandAtomicBinOp(MBB, MBBI, AtomicRMWInst::Nand, false, 64, in expandMI()
126 return expandAtomicBinOp(MBB, MBBI, AtomicRMWInst::Nand, true, 32, in expandMI()
280 case AtomicRMWInst::Nand: in doAtomicBinOpExpansion()
364 case AtomicRMWInst::Nand: in doMaskedAtomicBinOpExpansion()
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchExpandAtomicPseudoInsts.cpp103 return expandAtomicBinOp(MBB, MBBI, AtomicRMWInst::Nand, false, 32, in expandMI()
106 return expandAtomicBinOp(MBB, MBBI, AtomicRMWInst::Nand, false, 64, in expandMI()
109 return expandAtomicBinOp(MBB, MBBI, AtomicRMWInst::Nand, true, 32, in expandMI()
190 case AtomicRMWInst::Nand: in doAtomicBinOpExpansion()
295 case AtomicRMWInst::Nand: in doMaskedAtomicBinOpExpansion()
H A DLoongArchISelLowering.cpp7857 if (AI->getOperation() == AtomicRMWInst::Nand || Size < 32) in shouldExpandAtomicRMWInIR()
7879 case AtomicRMWInst::Nand: in getIntrinsicForMaskedAtomicRMWBinOp()
7903 case AtomicRMWInst::Nand: in getIntrinsicForMaskedAtomicRMWBinOp()
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/
H A Dpl353-smc.txt31 ranges = <0x0 0x0 0xe1000000 0x1000000 //Nand CS Region
/freebsd/sys/contrib/device-tree/Bindings/mtd/
H A Ddavinci-nand.txt70 Nand device bindings may contain additional sub-nodes describing partitions of
H A Datmel-nand.txt151 Nand Flash Controller(NFC) is an optional sub-node
/freebsd/sys/contrib/device-tree/src/powerpc/
H A Dmpc5121ads.dts16 * ADS has two Hynix 512MB Nand flash chips in a single
H A Dbluestone.dts196 /* 2Gb Nand Flash */
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/
H A DLowerAtomic.cpp65 case AtomicRMWInst::Nand: in buildAtomicRMWValue()
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dmvebu-gated-clock.txt36 11 nd_clk Nand Flash Cntrl
/freebsd/sys/contrib/device-tree/src/arm/xilinx/
H A Dzynq-7000.dtsi294 ranges = <0x0 0x0 0xe1000000 0x1000000 /* Nand CS region */
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DAtomicExpandPass.cpp929 case AtomicRMWInst::Nand: { in performMaskedAtomicOp()
991 Op == AtomicRMWInst::Sub || Op == AtomicRMWInst::Nand) { in expandPartwordAtomicRMW()
1834 case AtomicRMWInst::Nand: in GetRMWLibcall()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Instrumentation/
H A DThreadSanitizer.cpp300 else if (Op == AtomicRMWInst::Nand) in initialize()
/freebsd/contrib/llvm-project/clang/lib/CodeGen/
H A DCGAtomic.cpp729 Op = llvm::AtomicRMWInst::Nand; in EmitAtomicOp()
H A DCGBuiltin.cpp4855 return EmitBinaryAtomic(*this, llvm::AtomicRMWInst::Nand, E); in EmitBuiltinExpr()
4907 return EmitBinaryAtomicPost(*this, llvm::AtomicRMWInst::Nand, E, in EmitBuiltinExpr()
/freebsd/contrib/llvm-project/llvm/lib/IR/
H A DCore.cpp3958 case LLVMAtomicRMWBinOpNand: return AtomicRMWInst::Nand; in mapFromLLVMRMWBinOp()
3992 case AtomicRMWInst::Nand: return LLVMAtomicRMWBinOpNand; in mapToLLVMRMWBinOp()
H A DInstructions.cpp1467 case AtomicRMWInst::Nand: in getOperationName()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPULowerBufferFatPointers.cpp1765 case AtomicRMWInst::Nand: in handleMemoryInst()
H A DR600ISelLowering.cpp2183 case AtomicRMWInst::Nand: in shouldExpandAtomicRMWInIR()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineAndOrXor.cpp4004 Value *Nand = Builder.CreateNot(Builder.CreateAnd(A, B), "nand"); in visitOr() local
4005 return BinaryOperator::CreateOr(Nand, C); in visitOr()
/freebsd/contrib/llvm-project/llvm/lib/Target/DirectX/DXILWriter/
H A DDXILBitcodeWriter.cpp563 case AtomicRMWInst::Nand: in getEncodedRMWOperation()
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DInstructions.h731 Nand,
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DIRTranslator.cpp3406 case AtomicRMWInst::Nand: in translateAtomicRMW()

12