Home
last modified time | relevance | path

Searched refs:NEG (Results 1 – 25 of 71) sorted by relevance

123

/freebsd/contrib/llvm-project/libc/src/__support/FPUtil/x86_64/
H A DNextAfterLongDouble.h51 from_bits = FPBits::min_subnormal(from > to ? Sign::NEG : Sign::POS); in nextafter()
54 if (from_bits == FPBits::max_subnormal(Sign::NEG)) { in nextafter()
57 from_bits = FPBits::min_normal(Sign::NEG); in nextafter()
71 if (from_bits == FPBits::min_normal(Sign::NEG)) { in nextafter()
74 from_bits = FPBits::max_subnormal(Sign::NEG); in nextafter()
H A DNextUpDownLongDouble.h26 constexpr Sign sign = IsDown ? Sign::NEG : Sign::POS; in nextupdown()
/freebsd/contrib/llvm-project/libc/src/__support/
H A Dsign.h30 static const Sign NEG; member
41 LIBC_INLINE_VAR constexpr Sign Sign::NEG = Sign(true);
/freebsd/contrib/llvm-project/libc/src/__support/FPUtil/
H A DManipulationFunctions.h145 return FPBits<T>::inf(Sign::NEG).get_val();
178 (sign == Sign::NEG && rounding_mode == FE_UPWARD) ||
193 (sign == Sign::NEG && rounding_mode == FE_DOWNWARD))
250 constexpr Sign sign = IsDown ? Sign::NEG : Sign::POS;
H A Ddyadic_float.h201 return FPBits::inf(Sign::NEG).get_val(); in generic_as()
204 return FPBits::max_normal(Sign::NEG).get_val(); in generic_as()
571 result.sign = (a.sign != b.sign) ? Sign::NEG : Sign::POS; in quick_mul()
594 Sign result_sign = (a.sign != b.sign) ? Sign::NEG : Sign::POS; in rounded_mul()
H A Dbfloat16.h39 sign = Sign::NEG; in BFloat16()
H A Dfpbits_str.h63 s += sign_char(x.get_implicit_bit() ? Sign::NEG : Sign::POS); in str()
H A DDivisionAndRemainderOperations.h48 (xbits.sign() == ybits.sign() ? Sign::POS : Sign::NEG); in remquo()
H A DNearestIntegerOperations.h296 FPBits<T>::create_value(Sign::NEG, range_exp, EXPLICIT_BIT).get_val(); in fromfp()
/freebsd/contrib/llvm-project/libc/src/__support/FPUtil/generic/
H A Dadd_sub.h97 return OutFPBits::zero(Sign::NEG).get_val(); in add_or_sub()
122 return OutFPBits::zero(Sign::NEG).get_val(); in add_or_sub()
136 result_sign = Sign::NEG; in add_or_sub()
H A Dmul.h44 Sign result_sign = x_bits.sign() == y_bits.sign() ? Sign::POS : Sign::NEG; in mul()
H A Ddiv.h43 Sign result_sign = x_bits.sign() == y_bits.sign() ? Sign::POS : Sign::NEG; in div()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600Instructions.td57 def NEG : InstFlag <"printNeg">;
105 R600_Reg32:$src0, NEG:$src0_neg, REL:$src0_rel, ABS:$src0_abs, SEL:$src0_sel,
147 R600_Reg32:$src0, NEG:$src0_neg, REL:$src0_rel, ABS:$src0_abs, SEL:$src0_sel,
148 R600_Reg32:$src1, NEG:$src1_neg, REL:$src1_rel, ABS:$src1_abs, SEL:$src1_sel,
187 R600_Reg32:$src0, NEG:$src0_neg, REL:$src0_rel, SEL:$src0_sel,
188 R600_Reg32:$src1, NEG:$src1_neg, REL:$src1_rel, SEL:$src1_sel,
189 R600_Reg32:$src2, NEG:$src2_neg, REL:$src2_rel, SEL:$src2_sel,
1033 R600_TReg32_X:$src0_X, NEG:$src0_neg_X, REL:$src0_rel_X, ABS:$src0_abs_X, SEL:$src0_sel_X,
1034 R600_TReg32_X:$src1_X, NEG:$src1_neg_X, REL:$src1_rel_X, ABS:$src1_abs_X, SEL:$src1_sel_X,
1039 R600_TReg32_Y:$src0_Y, NEG
[all...]
H A DGCNDPPCombine.cpp140 const int64_t Mask = ~(SISrcMods::ABS | SISrcMods::NEG); in isShrinkable()
289 (0LL == (Mod0->getImm() & ~(SISrcMods::ABS | SISrcMods::NEG)))); in createDPPInst()
313 (0LL == (Mod1->getImm() & ~(SISrcMods::ABS | SISrcMods::NEG)))); in createDPPInst()
346 (0LL == (Mod2->getImm() & ~(SISrcMods::ABS | SISrcMods::NEG)))); in createDPPInst()
H A DGCNVOPDUtils.cpp142 if (Mods && (Mods->getImm() & ~SISrcMods::NEG)) in checkVOPDRegConstraints()
H A DAMDGPUISelDAGToDAG.cpp3022 Mods |= SISrcMods::NEG; in SelectVOP3ModsImpl()
3029 Mods |= SISrcMods::NEG; in SelectVOP3ModsImpl()
3151 Mods ^= (SISrcMods::NEG | SISrcMods::NEG_HI); in SelectVOP3PMods()
3164 Mods ^= SISrcMods::NEG; in SelectVOP3PMods()
3250 Mods ^= (SISrcMods::NEG | SISrcMods::NEG_HI); in SelectVOP3PMods()
3285 Mods ^= SISrcMods::NEG; in SelectVOP3PModsNeg()
3378 Mods |= SISrcMods::NEG; in selectWMMAModsNegAbs()
3438 Mods |= SISrcMods::NEG; in SelectWMMAModsF16Neg()
3457 Mods |= SISrcMods::NEG; in SelectWMMAModsF16Neg()
3674 if ((ModsTmp & SISrcMods::NEG) != 0) in SelectVOP3PMadMixModsImpl()
[all …]
H A DAMDGPUInstructionSelector.cpp4177 Mods |= SISrcMods::NEG; in selectVOP3ModsImpl()
4185 Mods |= SISrcMods::NEG; in selectVOP3ModsImpl()
4753 Mods ^= SISrcMods::NEG; in updateMods()
4758 Mods |= SISrcMods::NEG; in updateMods()
4760 Mods ^= SISrcMods::NEG; in updateMods()
4790 Mods ^= (SISrcMods::NEG | SISrcMods::NEG_HI); in selectVOP3PModsImpl()
4794 Mods ^= SISrcMods::NEG; in selectVOP3PModsImpl()
4916 Mods ^= SISrcMods::NEG; in selectVOP3PModsNeg()
4969 Mods |= SISrcMods::NEG; in selectWMMAModsNegAbs()
5041 Mods |= SISrcMods::NEG; in selectWMMAModsF16Neg()
[all …]
H A DSIDefines.h268 NEG = 1 << 0, // Floating-point negate modifier enumerator
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCScheduleP7.td189 NEG, NEG8, NEG8_rec, NEG_rec, NEG8O, NEGO,
243 (instregex "^F(N)?(M)?(R|ADD|SUB|ABS|NEG|NABS|UL)(D|S)?(_rec)?$"),
246 (instregex "^XS(NEG|ABS|NABS|ADD|SUB|MUL)(D|S)P(s)?$"),
260 (instregex "^XV(MAX|MIN|MUL|NEG|ABS|ADD|NABS)(D|S)P$"),
H A DPPCBack2BackFusion.def135 NEG,
673 NEG,
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiInstrInfo.td76 def NEG : SDNodeXForm<imm, [{
342 (SUB_I_LO GPR:$Rs1, (NEG $imm))>;
344 (ADD_I_LO GPR:$Rs1, (NEG $imm))>;
433 def : Pat<(srl GPR:$Rs1, immShift:$imm), (SL_I GPR:$Rs1, (NEG $imm))>;
434 def : Pat<(sra GPR:$Rs1, immShift:$imm), (SA_I GPR:$Rs1, (NEG $imm))>;
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64SchedKryoDetails.td645 (instregex "F(ABS|NEG)(D|S)r")>;
651 (instregex "F(ABS|NEG)v2f32")>;
657 (instregex "F(ABS|NEG)(v2f64|v4f32)")>;
1668 (instregex "NEG(v8i8|v4i16|v2i32|v1i64)")>;
1674 (instregex "NEG(v16i8|v8i16|v4i32|v2i64)")>;
1824 (instregex "SQ(ABS|NEG)(v1i8|v1i16|v1i32|v1i64)")>;
1830 (instregex "SQ(ABS|NEG)(v8i8|v4i16|v2i32)")>;
1836 (instregex "SQ(ABS|NEG)(v16i8|v8i16|v4i32|v2i64)")>;
H A DAArch64SchedTSV110.td484 def : InstRW<[TSV110Wr_2cyc_1F], (instregex "F(ABS|NEG)(D|S)r")>;
557 def : InstRW<[TSV110Wr_2cyc_1FSU1_1FSU2], (instregex "^(ABS|ADD(P)?|NEG|SUB)v")>;
569 def : InstRW<[TSV110Wr_4cyc_1FSU1_1FSU2], (instregex "^((SQ)(ABS|NEG))v")>;
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrFloat.td56 defm NEG : UnaryFP<fneg, "neg ", 0x8c, 0x9a>;
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMScheduleM7.td421 (instregex "V(ABS|CVT.*|NEG|FP_VMAX.*|FP_VMIN.*|RINT.*)S$")>;
423 (instregex "V(ABS|CVT.*|NEG|FP_VMAX.*|FP_VMIN.*|RINT.*)D$")>;

123