Searched refs:MulOp0 (Results 1 – 5 of 5) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMParallelDSP.cpp | 465 Value *MulOp0 = I->getOperand(0); in Search() local
467 return IsNarrowSequence<16>(MulOp0) && IsNarrowSequence<16>(MulOp1); in Search()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/AggressiveInstCombine/ |
| H A D | AggressiveInstCombine.cpp | 315 Value *MulOp0; in tryToRecognizePopCount() local
317 if ((match(Op0, m_Mul(m_Value(MulOp0), m_SpecificInt(Mask01)))) && in tryToRecognizePopCount()
321 if (match(MulOp0, m_And(m_c_Add(m_LShr(m_Value(ShiftOp0), m_SpecificInt(4)), in tryToRecognizePopCount()
|
| /freebsd/contrib/llvm-project/clang/lib/CodeGen/ |
| H A D | CGExprScalar.cpp | 4027 Value *MulOp0 = MulOp->getOperand(0); in buildFMulAdd() local
4030 MulOp0 = Builder.CreateFNeg(MulOp0, "neg"); in buildFMulAdd()
4042 {MulOp0, MulOp1, Addend}); in buildFMulAdd()
4046 {MulOp0, MulOp1, Addend}); in buildFMulAdd()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64TargetTransformInfo.cpp | 1435 Value *MulOp0, *MulOp1, *AddendOp, *Mul; in instCombineSVEVectorFuseMulAddSub() local
1444 if (!match(Mul, m_Intrinsic<MulOpc>(m_Specific(P), m_Value(MulOp0), in instCombineSVEVectorFuseMulAddSub()
1466 {P, AddendOp, MulOp0, MulOp1}, FMFSource); in instCombineSVEVectorFuseMulAddSub()
1469 {P, MulOp0, MulOp1, AddendOp}, FMFSource); in instCombineSVEVectorFuseMulAddSub()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 52239 SDValue FAddOp1, MulOp0, MulOp1; in combineFaddCFmul() local
52240 auto GetCFmulFrom = [&MulOp0, &MulOp1, &IsConj, &AllowContract, in combineFaddCFmul()
52249 MulOp0 = Op0.getOperand(0); in combineFaddCFmul()
52258 MulOp0 = Op0.getOperand(0); in combineFaddCFmul()
52280 DAG.getNode(NewOp, SDLoc(N), CVT, MulOp0, MulOp1, FAddOp1, N->getFlags()); in combineFaddCFmul()
|