Searched refs:MulLo (Results 1 – 3 of 3) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeIntegerTypes.cpp | 5222 SDValue MulLo, MulHi; in ExpandIntRes_XMULO() local
5224 N->getOperand(1), MulLo, MulHi); in ExpandIntRes_XMULO()
5226 DAG.getNode(ISD::SRA, dl, VT, MulLo, in ExpandIntRes_XMULO()
5230 SplitInteger(MulLo, Lo, Hi); in ExpandIntRes_XMULO()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 4472 SDValue MulLo = DAG.getNode(MulLoOpc, SL, MVT::i32, N0, N1); in getMul24() local
4475 return DAG.getNode(ISD::BUILD_PAIR, SL, MVT::i64, MulLo, MulHi); in getMul24()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 49358 SDValue MulLo = DAG.getNode(ISD::MUL, DL, ReducedVT, NewN0, NewN1); in reduceVMULWidth() local
49362 DL, VT, MulLo); in reduceVMULWidth()
49380 DAG.getVectorShuffle(ReducedVT, DL, MulLo, MulHi, ShuffleMask); in reduceVMULWidth()
49388 DAG.getVectorShuffle(ReducedVT, DL, MulLo, MulHi, ShuffleMask); in reduceVMULWidth()
|