Searched refs:MinPos (Results 1 – 2 of 2) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIMachineScheduler.cpp | 1781 unsigned MinPos = 0; in moveLowLatencies() local
1791 if (PredPos >= MinPos) in moveLowLatencies()
1792 MinPos = PredPos + 1; in moveLowLatencies()
1799 if (BestPos < MinPos) in moveLowLatencies()
1800 BestPos = MinPos; in moveLowLatencies()
1828 if (MinPos < i) { in moveLowLatencies()
1829 for (unsigned u = i; u > MinPos; --u) { in moveLowLatencies()
1833 ScheduledSUnits[MinPos] = SU->NodeNum; in moveLowLatencies()
1834 ScheduledSUnitsInv[SU->NodeNum] = MinPos; in moveLowLatencies()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 44302 SDValue MinPos = Src; in combineMinMaxReduction() local
44307 std::tie(Lo, Hi) = splitVector(MinPos, DAG, DL); in combineMinMaxReduction()
44309 MinPos = DAG.getNode(BinOp, DL, SrcVT, Lo, Hi); in combineMinMaxReduction()
44327 MinPos = DAG.getNode(ISD::XOR, DL, SrcVT, Mask, MinPos); in combineMinMaxReduction()
44335 SrcVT, DL, MinPos, DAG.getConstant(0, DL, MVT::v16i8), in combineMinMaxReduction()
44337 MinPos = DAG.getNode(ISD::UMIN, DL, SrcVT, MinPos, Upper); in combineMinMaxReduction()
44341 MinPos = DAG.getBitcast(MVT::v8i16, MinPos); in combineMinMaxReduction()
44342 MinPos = DAG.getNode(X86ISD::PHMINPOS, DL, MVT::v8i16, MinPos); in combineMinMaxReduction()
44343 MinPos = DAG.getBitcast(SrcVT, MinPos); in combineMinMaxReduction()
44346 MinPos = DAG.getNode(ISD::XOR, DL, SrcVT, Mask, MinPos); in combineMinMaxReduction()
[all …]
|