Searched refs:MinPos (Results 1 – 2 of 2) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIMachineScheduler.cpp | 1769 unsigned MinPos = 0; in moveLowLatencies() local
1779 if (PredPos >= MinPos) in moveLowLatencies()
1780 MinPos = PredPos + 1; in moveLowLatencies()
1787 if (BestPos < MinPos) in moveLowLatencies()
1788 BestPos = MinPos; in moveLowLatencies()
1816 if (MinPos < i) { in moveLowLatencies()
1817 for (unsigned u = i; u > MinPos; --u) { in moveLowLatencies()
1821 ScheduledSUnits[MinPos] = SU->NodeNum; in moveLowLatencies()
1822 ScheduledSUnitsInv[SU->NodeNum] = MinPos; in moveLowLatencies()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 46131 SDValue MinPos = Src; in combineMinMaxReduction() local
46136 std::tie(Lo, Hi) = splitVector(MinPos, DAG, DL); in combineMinMaxReduction()
46138 MinPos = DAG.getNode(BinOp, DL, SrcVT, Lo, Hi); in combineMinMaxReduction()
46156 MinPos = DAG.getNode(ISD::XOR, DL, SrcVT, Mask, MinPos); in combineMinMaxReduction()
46164 SrcVT, DL, MinPos, DAG.getConstant(0, DL, MVT::v16i8), in combineMinMaxReduction()
46166 MinPos = DAG.getNode(ISD::UMIN, DL, SrcVT, MinPos, Upper); in combineMinMaxReduction()
46170 MinPos = DAG.getBitcast(MVT::v8i16, MinPos); in combineMinMaxReduction()
46171 MinPos = DAG.getNode(X86ISD::PHMINPOS, DL, MVT::v8i16, MinPos); in combineMinMaxReduction()
46172 MinPos = DAG.getBitcast(SrcVT, MinPos); in combineMinMaxReduction()
46175 MinPos = DAG.getNode(ISD::XOR, DL, SrcVT, Mask, MinPos); in combineMinMaxReduction()
[all …]
|