Searched refs:MaxVGPRs (Results 1 – 5 of 5) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | GCNRegPressure.cpp | 113 unsigned MaxVGPRs = ST.getMaxNumVGPRs(MF); in less() local 133 VGPRForSGPRSpills - MaxVGPRs), in less() 137 OtherVGPRForSGPRSpills - MaxVGPRs), in less() 151 : (getAGPRNum() - MaxVGPRs)), in less() 155 : (O.getAGPRNum() - MaxVGPRs)), in less() 176 std::max(static_cast<int>(getVGPRNum(ST.hasGFX90AInsts()) - MaxVGPRs), in less() 181 static_cast<int>(O.getVGPRNum(ST.hasGFX90AInsts()) - MaxVGPRs), in less()
|
H A D | SIFormMemoryClauses.cpp | 76 unsigned MaxVGPRs; member in __anon72ebc0cc0111::SIFormMemoryClauses 207 MaxPressure.getVGPRNum(ST->hasGFX90AInsts()) <= MaxVGPRs / 2 && in checkPressure() 273 MaxVGPRs = TRI->getAllocatableSet(MF, &AMDGPU::VGPR_32RegClass).count(); in runOnMachineFunction()
|
H A D | AMDGPUPromoteAlloca.cpp | 86 unsigned MaxVGPRs; member in __anon98b3e5030111::AMDGPUPromoteAllocaImpl 186 unsigned MaxVGPRs = ST.getMaxNumVGPRs(ST.getWavesPerEU(F).first); in getMaxVGPRs() local 193 MaxVGPRs = std::min(MaxVGPRs, 32u); in getMaxVGPRs() 194 return MaxVGPRs; in getMaxVGPRs() 309 MaxVGPRs = getMaxVGPRs(TM, F); in run() 317 : (MaxVGPRs * 32)) / in run()
|
H A D | GCNSchedStrategy.cpp | 1065 unsigned MaxVGPRs = ST.getMaxNumVGPRs(MF); in checkScheduling() local 1068 unsigned MaxArchVGPRs = std::min(MaxVGPRs, ST.getAddressableNumArchVGPRs()); in checkScheduling() 1071 if (PressureAfter.getVGPRNum(ST.hasGFX90AInsts()) > MaxVGPRs || in checkScheduling()
|
H A D | SIInstrInfo.cpp | 696 unsigned MaxVGPRs = RI.getRegPressureLimit(&AMDGPU::VGPR_32RegClass, in indirectCopyToAGPR() local 713 if (!Tmp2 || RI.getHWRegIndex(Tmp2) >= MaxVGPRs) in indirectCopyToAGPR()
|