Searched refs:MaskShift (Results 1 – 4 of 4) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIProgramInfo.cpp | 158 static const MCExpr *MaskShift(const MCExpr *Val, uint32_t Mask, uint32_t Shift, in MaskShift() function
176 MaskShift(VGPRBlocks, /*Mask=*/0x3F, /*Shift=*/0, Ctx), in getComputePGMRSrc1()
177 MaskShift(SGPRBlocks, /*Mask=*/0xF, /*Shift=*/6, Ctx), Ctx); in getComputePGMRSrc1()
191 MaskShift(VGPRBlocks, /*Mask=*/0x3F, /*Shift=*/0, Ctx), in getPGMRSrc1()
192 MaskShift(SGPRBlocks, /*Mask=*/0xF, /*Shift=*/6, Ctx), Ctx); in getPGMRSrc1()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/AggressiveInstCombine/ |
| H A D | AggressiveInstCombine.cpp | 310 APInt MaskShift = APInt(Len, Len - 8); in tryToRecognizePopCount() local
317 match(Op1, m_SpecificInt(MaskShift))) { in tryToRecognizePopCount()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineShifts.cpp | 567 unsigned MaskShift = in canEvaluateShiftedShift() local
569 APInt Mask = APInt::getLowBitsSet(TypeWidth, OuterShAmt) << MaskShift; in canEvaluateShiftedShift()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 10201 unsigned MaskShift = (NumHalfWords - 1 - i) * 4; in lowerToVINSERTH() local
10202 Mask |= ((uint32_t)(N->getMaskElt(i * 2) / 2) << MaskShift); in lowerToVINSERTH()
10222 unsigned MaskShift = (NumHalfWords - 1 - i) * 4; in lowerToVINSERTH() local
10223 uint32_t MaskOneElt = (Mask >> MaskShift) & 0xF; in lowerToVINSERTH()
10224 uint32_t MaskOtherElts = ~(0xF << MaskShift); in lowerToVINSERTH()
|