Home
last modified time | relevance | path

Searched refs:MaskHi (Results 1 – 6 of 6) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorTypes.cpp1366 SDValue MaskLo, MaskHi; in SplitMask()
1369 GetSplitVector(Mask, MaskLo, MaskHi); in SplitMask()
1371 std::tie(MaskLo, MaskHi) = DAG.SplitVector(Mask, DL); in SplitVecRes_BinOp()
1372 return std::make_pair(MaskLo, MaskHi); in SplitVecRes_BinOp()
1393 SDValue MaskLo, MaskHi; in SplitVecRes_BinOp()
1394 std::tie(MaskLo, MaskHi) = SplitMask(N->getOperand(2)); in SplitVecRes_BinOp()
1403 {LHSHi, RHSHi, MaskHi, EVLHi}, Flags); in SplitVecRes_TernaryOp()
1427 SDValue MaskLo, MaskHi; in SplitVecRes_TernaryOp()
1428 std::tie(MaskLo, MaskHi) = SplitMask(N->getOperand(3)); in SplitVecRes_TernaryOp()
1437 {Op0Hi, Op1Hi, Op2Hi, MaskHi, EVLH in SplitVecRes_CMP()
1362 SDValue MaskLo, MaskHi; SplitMask() local
1389 SDValue MaskLo, MaskHi; SplitVecRes_BinOp() local
1423 SDValue MaskLo, MaskHi; SplitVecRes_TernaryOp() local
2093 SDValue MaskLo, MaskHi; SplitVecRes_VP_LOAD() local
2249 SDValue MaskLo, MaskHi; SplitVecRes_MLOAD() local
2340 SDValue MaskLo, MaskHi; SplitVecRes_Gather() local
2446 SDValue MaskLo, MaskHi, EVLLo, EVLHi; SplitVecRes_SETCC() local
2488 SDValue MaskLo, MaskHi; SplitVecRes_UnaryOp() local
2607 SDValue MaskLo, MaskHi; SplitVecRes_ExtendOp() local
3373 SDValue MaskLo, MaskHi; SplitVecOp_VP_REDUCE() local
3413 SDValue MaskLo, MaskHi, EVLLo, EVLHi; SplitVecOp_UnaryOp() local
3636 SDValue MaskLo, MaskHi; SplitVecOp_VP_STORE() local
3789 SDValue MaskLo, MaskHi; SplitVecOp_MSTORE() local
3882 SDValue MaskLo, MaskHi; SplitVecOp_Scatter() local
4133 SDValue MaskLo, MaskHi, EVLLo, EVLHi; SplitVecOp_VSETCC() local
4173 SDValue MaskLo, MaskHi, EVLLo, EVLHi; SplitVecOp_FP_ROUND() local
[all...]
H A DLegalizeIntegerTypes.cpp1666 SDValue MaskLo, MaskHi, EVLLo, EVLHi; in PromoteIntRes_TRUNCATE() local
1667 std::tie(MaskLo, MaskHi) = SplitMask(N->getOperand(1)); in PromoteIntRes_TRUNCATE()
1671 EOp2 = DAG.getNode(ISD::VP_TRUNCATE, dl, HalfNVT, EOp2, MaskHi, EVLHi); in PromoteIntRes_TRUNCATE()
H A DTargetLowering.cpp2406 APInt MaskHi = DemandedBits.getHiBits(HalfBitWidth).trunc(HalfBitWidth); in SimplifyDemandedBits() local
2413 if (SimplifyDemandedBits(Op.getOperand(1), MaskHi, KnownHi, TLO, Depth + 1)) in SimplifyDemandedBits()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstructionSelector.cpp2989 Register MaskHi = MRI->createVirtualRegister(&RegRC); in selectG_PTRMASK() local
2992 BuildMI(*BB, &I, DL, TII.get(AMDGPU::COPY), MaskHi) in selectG_PTRMASK()
2996 .addReg(MaskHi); in selectG_PTRMASK()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp23588 static const int MaskHi[] = { 1, 1, 3, 3 }; in LowerVSETCC() local
23589 SDValue Result = DAG.getVectorShuffle(MVT::v4i32, dl, GT, GT, MaskHi); in LowerVSETCC()
23599 static const int MaskHi[] = { 1, 1, 3, 3 }; in LowerVSETCC() local
23600 SDValue Result = DAG.getVectorShuffle(MVT::v4i32, dl, GT, GT, MaskHi); in LowerVSETCC()
23638 static const int MaskHi[] = { 1, 1, 3, 3 }; in LowerVSETCC() local
23640 SDValue EQHi = DAG.getVectorShuffle(MVT::v4i32, dl, EQ, EQ, MaskHi); in LowerVSETCC()
23642 SDValue GTHi = DAG.getVectorShuffle(MVT::v4i32, dl, GT, GT, MaskHi); in LowerVSETCC()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp6197 auto [MaskLo, MaskHi] = DAG.SplitVector(Op.getOperand(2), DL); in SplitVectorReductionOp()
6205 {ResLo, Hi, MaskHi, EVLHi}, Op->getFlags()); in SplitVectorReductionOp()