Searched refs:MULH (Results 1 – 11 of 11) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfoM.td | 35 def MULH : ALU_rr<0b0000001, 0b001, "mulh", Commutable=1>, 76 def : PatGprGpr<mulhs, MULH>;
|
| H A D | RISCVInstrInfo.cpp | 4176 case RISCV::MULH: in simplifyInstruction()
|
| /freebsd/contrib/llvm-project/lldb/source/Plugins/Instruction/RISCV/ |
| H A D | RISCVInstructions.h | 157 R_TYPE_INST(MULH); 279 SRLW, SRAW, MUL, MULH, MULHSU, MULHU, DIV, DIVU, REM, REMU, MULW, DIVW,
|
| H A D | EmulateInstructionRISCV.cpp | 471 {"MULH", 0xFE00707F, 0x2001033, DecodeRType<MULH>}, 985 bool operator()(MULH inst) { in operator ()()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64SchedTSV110.td | 581 def : InstRW<[TSV110Wr_4cyc_1FSU1], (instregex "^(MUL|ML[AS]|SQR?D(MULH))(v8i8|v4i16|v2i32|v1i8|v1i… 583 def : InstRW<[TSV110Wr_8cyc_2FSU1], (instregex "^(MUL|ML[AS]|SQR?D(MULH))(v16i8|v8i16|v4i32)")>;
|
| H A D | AArch64SchedExynosM4.td | 750 M4ReadNMULM1], (instregex "^(SQR?D)?MULH?v")>;
|
| H A D | AArch64SchedExynosM5.td | 795 def : InstRW<[M5WriteNMUL3], (instregex "^(SQR?D)?MULH?v")>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMScheduleM55.td | 411 def : InstRW<[M55Write2FloatE3], (instregex "MVE_VQ?R?D?MULH")>;
|
| H A D | ARMScheduleM85.td | 921 "MVE_VR?MULH[su](8|16|32)",
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 10955 if (SDValue MULH = combineShiftToMULH(N, DL, DAG, TLI)) in visitSRA() local 10956 return MULH; in visitSRA() 11232 if (SDValue MULH = combineShiftToMULH(N, DL, DAG, TLI)) in visitSRL() local 11233 return MULH; in visitSRL()
|
| /freebsd/crypto/heimdal/lib/wind/ |
| H A D | NormalizationTest.txt | 6228 BB43;BB43;1106 116E 11B6;BB43;1106 116E 11B6; # (뭃; 뭃; 뭃; 뭃; 뭃; ) HANGUL SYLLABLE MULH
|