| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VECustomDAG.cpp | 66 case ISD::MSTORE: in getVVPOpcode()
203 case ISD::MSTORE: in getMaskPos()
|
| H A D | VEISelLowering.cpp | 346 for (unsigned MemOpc : {ISD::MLOAD, ISD::MSTORE, ISD::LOAD, ISD::STORE}) in initVPUActions()
1940 case ISD::MSTORE: in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 1329 MSTORE, enumerator
|
| H A D | SelectionDAGNodes.h | 1432 case ISD::MSTORE:
1476 case ISD::MSTORE:
2735 N->getOpcode() == ISD::MSTORE;
2776 : MaskedLoadStoreSDNode(ISD::MSTORE, Order, dl, VTs, AM, MemVT, MMO) {
2798 return N->getOpcode() == ISD::MSTORE;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLoweringHVX.cpp | 140 setOperationAction(ISD::MSTORE, T, Custom); in initializeHVXLowering()
180 setOperationAction(ISD::MSTORE, P, Custom); in initializeHVXLowering()
223 setOperationAction(ISD::MSTORE, T, Custom); in initializeHVXLowering()
291 setOperationAction(ISD::MSTORE, T, Custom); in initializeHVXLowering()
382 setOperationAction(ISD::MSTORE, BoolW, Custom); in initializeHVXLowering()
2178 assert(Opc == ISD::MLOAD || Opc == ISD::MSTORE); in LowerHvxMaskedOp()
2190 // MSTORE in LowerHvxMaskedOp()
2984 uint64_t MemSize = (MemOpc == ISD::MLOAD || MemOpc == ISD::MSTORE) in SplitHvxMemOp()
3008 assert(MemOpc == ISD::MLOAD || MemOpc == ISD::MSTORE); in SplitHvxMemOp()
3031 if (MemOpc == ISD::MSTORE) { in SplitHvxMemOp()
[all...] |
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 434 case ISD::MSTORE: return "masked_store"; in getOperationName()
|
| H A D | LegalizeVectorTypes.cpp | 3162 case ISD::MSTORE: in SplitVectorOperand()
6382 case ISD::MSTORE: Res = WidenVecOp_MSTORE(N, OpNo); break; in WidenVectorOperand()
|
| H A D | SelectionDAG.cpp | 868 case ISD::MSTORE: { in AddNodeIDCustom()
9685 AddNodeIDNode(ID, ISD::MSTORE, VTs, Ops); in getMaskedStore()
|
| H A D | LegalizeDAG.cpp | 1179 case ISD::MSTORE: in LegalizeOp()
|
| H A D | LegalizeIntegerTypes.cpp | 1949 case ISD::MSTORE: Res = PromoteIntOp_MSTORE(cast<MaskedStoreSDNode>(N), in PromoteIntegerOperand()
|
| H A D | DAGCombiner.cpp | 1965 case ISD::MSTORE: return visitMSTORE(N); in visit()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 759 def masked_st : SDNode<"ISD::MSTORE", SDTMaskedStore,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 870 setOperationAction({ISD::MLOAD, ISD::MSTORE, ISD::MGATHER, ISD::MSCATTER}, in RISCVTargetLowering()
1009 setOperationAction({ISD::MLOAD, ISD::MSTORE, ISD::MGATHER, ISD::MSCATTER}, in RISCVTargetLowering()
1226 {ISD::MLOAD, ISD::MSTORE, ISD::MGATHER, ISD::MSCATTER}, VT, Custom); in RISCVTargetLowering()
1360 {ISD::MLOAD, ISD::MSTORE, ISD::MGATHER, ISD::MSCATTER}, VT, Custom); in RISCVTargetLowering()
6923 case ISD::MSTORE: in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 1107 setTargetDAGCombine(ISD::MSTORE); in AArch64TargetLowering()
1544 setOperationAction(ISD::MSTORE, VT, Custom); in AArch64TargetLowering()
2081 setOperationAction(ISD::MSTORE, VT, Default); in addTypeForFixedLengthSVE()
6944 case ISD::MSTORE: in LowerOperation()
22558 assert((N->getOpcode() == ISD::STORE || N->getOpcode() == ISD::MSTORE) && in foldTruncStoreOfExt()
25343 case ISD::MSTORE: in PerformDAGCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelDAGToDAG.cpp | 1464 case ISD::MSTORE: in SelectT2AddrModeImm7Offset()
|
| H A D | ARMISelLowering.cpp | 277 setOperationAction(ISD::MSTORE, VT, Legal); in addMVEVectorTypes()
351 setOperationAction(ISD::MSTORE, VT, Legal); in addMVEVectorTypes()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 1631 setOperationAction(ISD::MSTORE, VT, Legal); in X86TargetLowering()
1853 setOperationAction(ISD::MSTORE, VT, Custom); in X86TargetLowering()
2024 setOperationAction(ISD::MSTORE, VT, Legal); in X86TargetLowering()
2031 setOperationAction(ISD::MSTORE, VT, Legal); in X86TargetLowering()
2158 setOperationAction(ISD::MSTORE, VT, Subtarget.hasVLX() ? Legal : Custom); in X86TargetLowering()
2541 ISD::MSTORE, in X86TargetLowering()
32496 case ISD::MSTORE: return LowerMSTORE(Op, Subtarget, DAG); in LowerOperation()
57794 case ISD::MSTORE: return combineMaskedStore(N, DAG, DCI, Subtarget); in PerformDAGCombine()
|