Home
last modified time | relevance | path

Searched refs:MLX4_EQ_ASYNC (Results 1 – 4 of 4) sorted by relevance

/freebsd/sys/dev/mlx4/mlx4_core/
H A Dmlx4_eq.c1199 if (i == MLX4_EQ_ASYNC) { in mlx4_init_eq_table()
1202 0, &priv->eq_table.eq[MLX4_EQ_ASYNC]); in mlx4_init_eq_table()
1232 i + 1 - !!(i > MLX4_EQ_ASYNC) : 0, in mlx4_init_eq_table()
1243 MLX4_EQ_ASYNC * MLX4_IRQNAME_SIZE, in mlx4_init_eq_table()
1248 MLX4_EQ_ASYNC * MLX4_IRQNAME_SIZE; in mlx4_init_eq_table()
1250 err = request_irq(priv->eq_table.eq[MLX4_EQ_ASYNC].irq, in mlx4_init_eq_table()
1252 priv->eq_table.eq + MLX4_EQ_ASYNC); in mlx4_init_eq_table()
1256 priv->eq_table.eq[MLX4_EQ_ASYNC].have_irq = 1; in mlx4_init_eq_table()
1271 priv->eq_table.eq[MLX4_EQ_ASYNC].eqn); in mlx4_init_eq_table()
1274 priv->eq_table.eq[MLX4_EQ_ASYNC].eqn, err); in mlx4_init_eq_table()
[all …]
H A Dmlx4_cq.c324 priv->eq_table.eq[MLX4_EQ_ASYNC].irq) in mlx4_cq_free()
325 synchronize_irq(priv->eq_table.eq[MLX4_EQ_ASYNC].irq); in mlx4_cq_free()
H A Dmlx4_main.c2685 priv->eq_table.eq[MLX4_EQ_ASYNC].irq); in mlx4_setup_hca()
2689 priv->eq_table.eq[MLX4_EQ_ASYNC].irq); in mlx4_setup_hca()
2828 requested_cpu = eqn - off - !!(eqn > MLX4_EQ_ASYNC); in mlx4_init_affinity_hint()
2866 if (nreq < 0 || nreq < MLX4_EQ_ASYNC) { in mlx4_enable_msi_x()
2873 priv->eq_table.eq[MLX4_EQ_ASYNC].irq = entries[0].vector; in mlx4_enable_msi_x()
2874 bitmap_zero(priv->eq_table.eq[MLX4_EQ_ASYNC].actv_ports.ports, in mlx4_enable_msi_x()
2878 if (i == MLX4_EQ_ASYNC) in mlx4_enable_msi_x()
2882 entries[i + 1 - !!(i > MLX4_EQ_ASYNC)].vector; in mlx4_enable_msi_x()
2909 !!((i + 1) > MLX4_EQ_ASYNC)) in mlx4_enable_msi_x()
2925 BUG_ON(MLX4_EQ_ASYNC >= 2); in mlx4_enable_msi_x()
[all …]
H A Dmlx4.h294 #define MLX4_EQ_ASYNC 0 macro
296 !!((int)(vector) >= MLX4_EQ_ASYNC))
298 !!((int)(vector) >= MLX4_EQ_ASYNC))