| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VECustomDAG.cpp | 64 case ISD::MLOAD: in getVVPOpcode()
205 case ISD::MLOAD: in getMaskPos()
|
| H A D | VEISelLowering.cpp | 346 for (unsigned MemOpc : {ISD::MLOAD, ISD::MSTORE, ISD::LOAD, ISD::STORE}) in initVPUActions()
1939 case ISD::MLOAD: in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 1328 MLOAD, enumerator
|
| H A D | SelectionDAGNodes.h | 1475 case ISD::MLOAD:
2715 return getOperand(getOpcode() == ISD::MLOAD ? 2 : 3);
2718 return getOperand(getOpcode() == ISD::MLOAD ? 3 : 4);
2734 return N->getOpcode() == ISD::MLOAD ||
2747 : MaskedLoadStoreSDNode(ISD::MLOAD, Order, dl, VTs, AM, MemVT, MMO) {
2762 return N->getOpcode() == ISD::MLOAD;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLoweringHVX.cpp | 139 setOperationAction(ISD::MLOAD, T, Custom); in initializeHVXLowering()
179 setOperationAction(ISD::MLOAD, P, Custom); in initializeHVXLowering()
222 setOperationAction(ISD::MLOAD, T, Custom); in initializeHVXLowering()
290 setOperationAction(ISD::MLOAD, T, Custom); in initializeHVXLowering()
381 setOperationAction(ISD::MLOAD, BoolW, Custom); in initializeHVXLowering()
2178 assert(Opc == ISD::MLOAD || Opc == ISD::MSTORE); in LowerHvxMaskedOp()
2180 if (Opc == ISD::MLOAD) { in LowerHvxMaskedOp()
2984 uint64_t MemSize = (MemOpc == ISD::MLOAD || MemOpc == ISD::MSTORE) in SplitHvxMemOp()
3008 assert(MemOpc == ISD::MLOAD || MemOpc == ISD::MSTORE); in SplitHvxMemOp()
3015 if (MemOpc == ISD::MLOAD) { in SplitHvxMemOp()
[all...] |
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 433 case ISD::MLOAD: return "masked_load"; in getOperationName()
|
| H A D | LegalizeIntegerTypes.cpp | 86 case ISD::MLOAD: Res = PromoteIntRes_MLOAD(cast<MaskedLoadSDNode>(N)); in PromoteIntegerResult()
1951 case ISD::MLOAD: Res = PromoteIntOp_MLOAD(cast<MaskedLoadSDNode>(N), in PromoteIntegerOperand()
|
| H A D | LegalizeVectorTypes.cpp | 1110 case ISD::MLOAD: in SplitVectorResult()
4357 case ISD::MLOAD: in WidenVectorResult()
|
| H A D | SelectionDAG.cpp | 860 case ISD::MLOAD: { in AddNodeIDCustom()
9637 AddNodeIDNode(ID, ISD::MLOAD, VTs, Ops); in getMaskedLoad()
|
| H A D | DAGCombiner.cpp | 1963 case ISD::MLOAD: return visitMLOAD(N); in visit()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelDAGToDAG.cpp | 1461 case ISD::MLOAD: in SelectT2AddrModeImm7Offset()
4017 case ISD::MLOAD: in Select()
|
| H A D | ARMISelLowering.cpp | 276 setOperationAction(ISD::MLOAD, VT, Custom); in addMVEVectorTypes()
350 setOperationAction(ISD::MLOAD, VT, Custom); in addMVEVectorTypes()
10658 case ISD::MLOAD: in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 1441 setOperationAction(ISD::MLOAD, VT, Custom); in AArch64TargetLowering()
1543 setOperationAction(ISD::MLOAD, VT, Custom); in AArch64TargetLowering()
1585 setOperationAction(ISD::MLOAD, VT, Custom); in AArch64TargetLowering()
1661 setOperationAction(ISD::MLOAD, VT, Custom); in AArch64TargetLowering()
2079 setOperationAction(ISD::MLOAD, VT, Default); in addTypeForFixedLengthSVE()
6989 case ISD::MLOAD: in LowerOperation()
21543 return OC == ISD::LOAD || OC == ISD::MLOAD || in isCheapToExtend()
22029 if (N->getOperand(0).getOpcode() == ISD::MLOAD && in performUnpackCombine()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 761 def masked_ld : SDNode<"ISD::MLOAD", SDTMaskedLoad,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 870 setOperationAction({ISD::MLOAD, ISD::MSTORE, ISD::MGATHER, ISD::MSCATTER}, in RISCVTargetLowering()
1009 setOperationAction({ISD::MLOAD, ISD::MSTORE, ISD::MGATHER, ISD::MSCATTER}, in RISCVTargetLowering()
1226 {ISD::MLOAD, ISD::MSTORE, ISD::MGATHER, ISD::MSCATTER}, VT, Custom); in RISCVTargetLowering()
1360 {ISD::MLOAD, ISD::MSTORE, ISD::MGATHER, ISD::MSCATTER}, VT, Custom); in RISCVTargetLowering()
6920 case ISD::MLOAD: in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 1630 setOperationAction(ISD::MLOAD, VT, Subtarget.hasVLX() ? Legal : Custom); in X86TargetLowering()
1852 setOperationAction(ISD::MLOAD, VT, Custom); in X86TargetLowering()
2023 setOperationAction(ISD::MLOAD, VT, Legal); in X86TargetLowering()
2030 setOperationAction(ISD::MLOAD, VT, Legal); in X86TargetLowering()
2157 setOperationAction(ISD::MLOAD, VT, Subtarget.hasVLX() ? Legal : Custom); in X86TargetLowering()
2539 ISD::MLOAD, in X86TargetLowering()
32495 case ISD::MLOAD: return LowerMLOAD(Op, Subtarget, DAG); in LowerOperation()
57792 case ISD::MLOAD: return combineMaskedLoad(N, DAG, DCI, Subtarget); in PerformDAGCombine()
|