Searched refs:MLAOps (Results 1 – 2 of 2) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 1450 static const unsigned MLAOps[] = {ISD::PARTIAL_REDUCE_SMLA, in AArch64TargetLowering() local
1453 setPartialReduceMLAAction(MLAOps, MVT::v4i32, MVT::v16i8, Legal); in AArch64TargetLowering()
1454 setPartialReduceMLAAction(MLAOps, MVT::v2i32, MVT::v8i8, Legal); in AArch64TargetLowering()
1455 setPartialReduceMLAAction(MLAOps, MVT::v2i64, MVT::v16i8, Custom); in AArch64TargetLowering()
1892 static const unsigned MLAOps[] = {ISD::PARTIAL_REDUCE_SMLA, in AArch64TargetLowering() local
1894 setPartialReduceMLAAction(MLAOps, MVT::nxv2i64, MVT::nxv8i16, Legal); in AArch64TargetLowering()
1895 setPartialReduceMLAAction(MLAOps, MVT::nxv4i32, MVT::nxv16i8, Legal); in AArch64TargetLowering()
1897 setPartialReduceMLAAction(MLAOps, MVT::nxv2i64, MVT::nxv16i8, Custom); in AArch64TargetLowering()
1908 setPartialReduceMLAAction(MLAOps, MVT::nxv2i64, MVT::nxv4i32, Legal); in AArch64TargetLowering()
1909 setPartialReduceMLAAction(MLAOps, MVT::nxv4i32, MVT::nxv8i16, Legal); in AArch64TargetLowering()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 1597 static const unsigned MLAOps[] = {ISD::PARTIAL_REDUCE_SMLA, in RISCVTargetLowering() local
1600 setPartialReduceMLAAction(MLAOps, MVT::nxv1i32, MVT::nxv4i8, Custom); in RISCVTargetLowering()
1601 setPartialReduceMLAAction(MLAOps, MVT::nxv2i32, MVT::nxv8i8, Custom); in RISCVTargetLowering()
1602 setPartialReduceMLAAction(MLAOps, MVT::nxv4i32, MVT::nxv16i8, Custom); in RISCVTargetLowering()
1603 setPartialReduceMLAAction(MLAOps, MVT::nxv8i32, MVT::nxv32i8, Custom); in RISCVTargetLowering()
1604 setPartialReduceMLAAction(MLAOps, MVT::nxv16i32, MVT::nxv64i8, Custom); in RISCVTargetLowering()
1613 setPartialReduceMLAAction(MLAOps, VT, ArgVT, Custom); in RISCVTargetLowering()
|