Home
last modified time | relevance | path

Searched refs:MFMA (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUIGroupLP.cpp71 MFMA = 1u << 3, enumerator
79 ALL = ALU | VALU | SALU | MFMA | VMEM | VMEM_READ | VMEM_WRITE | DS |
902 SchedGroupMask::MFMA, 1, PipelineSyncID, DAG, TII); in applyIGLPStrategy()
1758 SchedGroupMask::MFMA, MFMARatio, PipelineSyncID, DAG, TII); in applyIGLPStrategy()
1848 SchedGroupMask::MFMA, MFMAEnablement * 2, PipelineSyncID, DAG, TII); in applyIGLPStrategy()
2163 SchedGroupMask::MFMA, 1, PipelineSyncID, DAG, TII); in applyIGLPStrategy()
2184 SchedGroupMask::MFMA, 1, PipelineSyncID, DAG, TII); in applyIGLPStrategy()
2194 SchedGroupMask::MFMA, 1, PipelineSyncID, DAG, TII); in applyIGLPStrategy()
2220 SchedGroupMask::MFMA, 1, PipelineSyncID, DAG, TII); in applyIGLPStrategy()
2231 SchedGroupMask::MFMA, 1, PipelineSyncID, DAG, TII); in applyIGLPStrategy()
[all …]
H A DGCNHazardRecognizer.cpp2470 const MachineInstr *MFMA = nullptr; in checkMAIVALUHazards() local
2472 auto IsMFMAWriteFn = [&Reg, &MFMA, this](const MachineInstr &MI) { in checkMAIVALUHazards()
2476 MFMA = &MI; in checkMAIVALUHazards()
2556 MFMA = nullptr; in checkMAIVALUHazards()
2559 if (!MFMA) in checkMAIVALUHazards()
2562 unsigned HazardDefLatency = TSchedModel.computeInstrLatency(MFMA); in checkMAIVALUHazards()
2566 if (isDGEMM(MFMA->getOpcode())) { in checkMAIVALUHazards()
2583 isXDL(ST, *MFMA) in checkMAIVALUHazards()
2648 MFMA = nullptr; in checkMAIVALUHazards()
2651 if (MFMA) { in checkMAIVALUHazards()
[all …]
H A DSISchedule.td126 def HWXDL : ProcResource<1> { // MFMA CU
H A DSIInstrFormats.td127 // This bit indicates that this is one of MFMA instructions.
H A DAMDGPU.td196 "MFMA cannot use inline literal as SrcC"
/freebsd/contrib/llvm-project/clang/include/clang/Basic/
H A DBuiltinsAMDGPU.def366 // MFMA builtins.
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DIntrinsicsAMDGPU.td292 // MASK = 0x0000 0008: MFMA/WMMA instructions may be scheduled across SCHED_BARRIER.
2922 // Note: in gfx940 BLGP argument is replaced by NEG bitfield in the DGEMM MFMA.