Home
last modified time | relevance | path

Searched refs:MCRegUnitMaskIterator (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DRDFRegisters.cpp60 for (MCRegUnitMaskIterator I(F, &TRI); I.isValid(); ++I) { in PhysicalRegisterInfo()
135 for (MCRegUnitMaskIterator UM(RR.idx(), &TRI); UM.isValid(); ++UM) { in getUnits()
190 MCRegUnitMaskIterator AI(A.Reg, &getTRI()); in equal_to()
191 MCRegUnitMaskIterator BI(B.Reg, &getTRI()); in equal_to()
228 llvm::MCRegUnitMaskIterator AI(A.Reg, &getTRI()); in less()
229 llvm::MCRegUnitMaskIterator BI(B.Reg, &getTRI()); in less()
283 for (MCRegUnitMaskIterator U(RR.Reg, &PRI.getTRI()); U.isValid(); ++U) { in hasAliasOf()
298 for (MCRegUnitMaskIterator U(RR.Reg, &PRI.getTRI()); U.isValid(); ++U) { in hasCoverOf()
313 for (MCRegUnitMaskIterator U(RR.Reg, &PRI.getTRI()); U.isValid(); ++U) { in insert()
386 for (MCRegUnitMaskIterator I(F, &PRI.getTRI()); I.isValid(); ++I) { in makeRegRef()
H A DLiveRegMatrix.cpp91 for (MCRegUnitMaskIterator Units(PhysReg, TRI); Units.isValid(); ++Units) { in foreachUnit()
260 for (MCRegUnitMaskIterator MCRU(PhysReg, TRI); MCRU.isValid(); ++MCRU) { in checkInterferenceLanes()
H A DScheduleDAGInstrs.cpp247 for (MCRegUnitMaskIterator U(LI.PhysReg, TRI); U.isValid(); ++U) { in addSchedBarrierDeps()
H A DMachineCopyPropagation.cpp555 for (MCRegUnitMaskIterator U(LI.PhysReg, TRI); U.isValid(); ++U) { in readSuccessorLiveIns()
H A DLiveIntervals.cpp748 for (MCRegUnitMaskIterator UI(PhysReg, TRI); UI.isValid(); ++UI) { in addKillFlags()
/freebsd/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCRegisterInfo.h271 friend class MCRegUnitMaskIterator; variable
674 class MCRegUnitMaskIterator {
679 MCRegUnitMaskIterator() = default;
683 MCRegUnitMaskIterator(MCRegister Reg, const MCRegisterInfo *MCRI) in MCRegUnitMaskIterator() function
698 MCRegUnitMaskIterator &operator++() {
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DLiveRegUnits.h95 for (MCRegUnitMaskIterator Unit(Reg, TRI); Unit.isValid(); ++Unit) { in addRegMasked()