| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelDAGToDAG.cpp | 973 SDNode *Lo0 = CurDAG->getMachineNode(TargetOpcode::EXTRACT_SUBREG, in SelectADD_SUB_I64() local
996 SDValue Args[] = { SDValue(Lo0, 0), SDValue(Lo1, 0) }; in SelectADD_SUB_I64()
999 SDValue Args[] = { SDValue(Lo0, 0), SDValue(Lo1, 0), N->getOperand(2) }; in SelectADD_SUB_I64()
|
| H A D | SIISelLowering.cpp | 6057 auto [Lo0, Hi0] = DAG.SplitVectorOperand(Op.getNode(), 0); in splitBinaryVectorOp()
6063 DAG.getNode(Opc, SL, Lo0.getValueType(), Lo0, Lo1, Op->getFlags()); in splitBinaryVectorOp()
6082 auto [Lo0, Hi0] = Op0.getValueType().isVector() in splitTernaryVectorOp()
6093 DAG.getNode(Opc, SL, ResVT.first, Lo0, Lo1, Lo2, Op->getFlags()); in splitTernaryVectorOp()
11085 SDValue Lo0 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, MVT::i32, LHS, Zero); in LowerSELECT() local
11088 SDValue Lo = DAG.getSelect(DL, MVT::i32, Cond, Lo0, Lo1); in LowerSELECT()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 4421 SDValue Lo0, Hi0, Lo1, Hi1, LoRes, HiRes; in SplitVecOp_VSETCC() local
4423 GetSplitVector(N->getOperand(isStrict ? 1 : 0), Lo0, Hi0); in SplitVecOp_VSETCC()
4427 EVT PartResVT = Lo0.getValueType().changeElementType(VT.getScalarType()); in SplitVecOp_VSETCC()
4430 LoRes = DAG.getNode(ISD::SETCC, DL, PartResVT, Lo0, Lo1, N->getOperand(2)); in SplitVecOp_VSETCC()
4434 N->getOperand(0), Lo0, Lo1, N->getOperand(3)); in SplitVecOp_VSETCC()
4446 LoRes = DAG.getNode(ISD::VP_SETCC, DL, PartResVT, Lo0, Lo1, in SplitVecOp_VSETCC()
|
| H A D | TargetLowering.cpp | 5283 SDValue Lo0, Lo1, Hi0, Hi1; in SimplifySetCC() local
5284 if (IsConcat(N0.getOperand(0), Lo0, Hi0) && in SimplifySetCC()
5286 return MergeConcat(DAG.getNode(N0.getOpcode(), dl, OpVT, Lo0, Lo1), in SimplifySetCC()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 9479 ConstantSDNode *Lo0 = dyn_cast<ConstantSDNode>(BVN->getOperand(LoElt)); in isExtendedBUILD_VECTOR() local
9483 if (!Lo0 || !Hi0 || !Lo1 || !Hi1) in isExtendedBUILD_VECTOR()
9486 if (Hi0->getSExtValue() == Lo0->getSExtValue() >> 32 && in isExtendedBUILD_VECTOR()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 57958 SDValue Accum, Lo0, Lo1, Hi0, Hi1; in combineAdd() local
57961 m_BinOp(X86ISD::VPMADDWD, m_Value(Lo0), in combineAdd()
57966 concatSubVectors(Lo0, Hi0, DAG, DL), in combineAdd()
|