| /freebsd/contrib/llvm-project/llvm/tools/llvm-objdump/ |
| H A D | SourcePrinter.cpp | 163 ActiveCols[ColIdx].LiveOut = LV.liveAtAddress(NextAddr); in update() 167 << ", LiveOut=" << ActiveCols[ColIdx].LiveOut << "\n"); in update() 169 if (!ActiveCols[ColIdx].LiveIn && !ActiveCols[ColIdx].LiveOut) in update() 182 bool LiveOut = LV.liveAtAddress(NextAddr); in update() local 183 if (!LiveIn && !LiveOut) in update() 190 << ", LiveOut=" << LiveOut << "\n"); in update() 193 ActiveCols[ColIdx].LiveOut = LiveOut; in update() 241 if ((AfterInst && ActiveCols[ColIdx].LiveOut) || in printAfterOtherLine() 244 else if (!AfterInst && ActiveCols[ColIdx].LiveOut) in printAfterOtherLine() 329 else if (ActiveCols[ColIdx].LiveIn && ActiveCols[ColIdx].LiveOut) in printAfterInst() [all …]
|
| H A D | SourcePrinter.h | 49 bool LiveOut = false; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | StackLifetime.cpp | 195 BitsIn |= I->second.LiveOut; in calculateLocalLiveness() 228 if (BitsIn.test(BlockInfo.LiveOut)) { in calculateLocalLiveness() 230 BlockInfo.LiveOut |= BitsIn; in calculateLocalLiveness() 239 BlockInfo.LiveOut.flip(); in calculateLocalLiveness() 307 << BlockInfo.LiveOut << "\n"; in dumpBlockLiveness()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | RegAllocFast.cpp | 204 bool LiveOut = false; ///< Register is possibly live out. member 387 MCPhysReg AssignedReg, bool Kill, bool LiveOut); 583 bool LiveOut) { in spill() argument 615 if (LiveOut) { in spill() 812 findLiveVirtReg(VirtReg)->LiveOut; in calcSpillCost() 1083 LRI->LiveOut = true; in defineVirtReg() 1101 if (LRI->Reloaded || LRI->LiveOut) { in defineVirtReg() 1105 LLVM_DEBUG(dbgs() << "Spill Reason: LO: " << LRI->LiveOut in defineVirtReg() 1108 spill(SpillBefore, VirtReg, PhysReg, Kill, LRI->LiveOut); in defineVirtReg() 1128 LRI->LiveOut = false; in defineVirtReg() [all …]
|
| H A D | AssignmentTrackingAnalysis.cpp | 393 DenseMap<const BasicBlock *, VarFragMap> LiveOut; member in __anon3afac2c40211::MemLocFragmentFill 580 auto PredLiveOut = LiveOut.find(Pred); in meet() 581 assert(PredLiveOut != LiveOut.end()); in meet() 899 LiveOut.reserve(RPONumber); in run() 937 if (!varFragMapsAreEqual(LiveOut[BB], LiveSet)) { in run() 940 LiveOut[BB] = std::move(LiveSet); in run() 1276 DenseMap<const BasicBlock *, BlockInfo> LiveOut; member in __anon3afac2c40211::AssignmentTrackingLowering 2010 const BlockInfo &PredLiveOut = LiveOut.find(VisitedPreds[0])->second; in join() 2026 const BlockInfo &PredLiveOut0 = LiveOut.find(VisitedPreds[0])->second; in join() 2027 const BlockInfo &PredLiveOut1 = LiveOut.find(VisitedPreds[1])->second; in join() [all …]
|
| H A D | SplitKit.cpp | 250 BI.LiveOut = true; in calcLiveBlockInfo() 254 BI.LiveOut = false; in calcLiveBlockInfo() 265 BI.LiveOut = false; in calcLiveBlockInfo() 271 BI.LiveOut = true; in calcLiveBlockInfo() 302 return BI.LiveIn && BI.LiveOut && BI.FirstDef && L && in calcLiveBlockInfo() 1633 if (BI.LiveIn && BI.LiveOut) in shouldSplitSingleBlock() 1649 if (!BI.LiveOut || BI.LastInstr < LastSplitPoint) { in splitSingleBlock() 1782 << (BI.LiveOut ? ", stack-out" : ", killed in block")); in splitRegInBlock() 1788 if (!BI.LiveOut && (!LeaveBefore || LeaveBefore >= BI.LastInstr)) { in splitRegInBlock() 1837 if (!BI.LiveOut || BI.LastInstr < LSP) { in splitRegInBlock() [all …]
|
| H A D | RegisterPressure.cpp | 766 LaneBitmask LiveOut = Def.LaneMask & ~PreviousMask; in recede() local 767 if (LiveOut.any()) { in recede() 768 discoverLiveOut(VRegMaskOrUnit(Reg, LiveOut)); in recede() 771 LiveOut); in recede() 772 PreviousMask = LiveOut; in recede() 820 LaneBitmask LiveOut = getLiveThroughAt(Reg, SlotIdx); in recede() local 821 if (LiveOut.any()) in recede() 822 discoverLiveOut(VRegMaskOrUnit(Reg, LiveOut)); in recede()
|
| H A D | StackColoring.cpp | 398 BitVector LiveOut; member 551 dumpBV("LIVE_OUT", BlockInfo.LiveOut); in dumpBB() 803 LocalLiveIn |= I->second.LiveOut; in calculateLocalLiveness() 824 if (LocalLiveOut.test(BlockInfo.LiveOut)) { in calculateLocalLiveness() 826 BlockInfo.LiveOut |= LocalLiveOut; in calculateLocalLiveness()
|
| H A D | RegisterScavenging.cpp | 129 const LiveRegUnits &LiveOut, ArrayRef<MCPhysReg> AllocationOrder, in findSurvivorBackwards() argument 153 LiveOut.available(Reg)) in findSurvivorBackwards()
|
| H A D | RegAllocGreedy.cpp | 749 BC.Exit = (BI.LiveOut && in addSplitConstraints() 782 if (BI.LiveOut) { in addSplitConstraints() 992 if (BI.LiveIn && BI.LiveOut && BI.FirstDef) in calcSpillCost() 1018 if (BI.LiveOut) in calcGlobalSplitCost() 1086 if (BI.LiveOut) { in splitAroundRegion() 1636 BI.LiveOut ? BI.LastInstr.getBoundaryIndex() : BI.LastInstr; in calcGapWeights() 1817 const bool LiveAfter = SplitAfter != NumGaps || BI.LiveOut; in tryLocalSplit() 1910 bool LiveAfter = BestAfter != NumGaps || BI.LiveOut; in tryLocalSplit()
|
| H A D | SplitKit.h | 127 bool LiveOut; ///< Current reg is live out. member
|
| H A D | ReachingDefAnalysis.cpp | 468 if (auto *LiveOut = getLocalLiveOutMIDef(MI->getParent(), Reg)) { in getGlobalUses() local 469 if (LiveOut != MI) in getGlobalUses()
|
| H A D | LiveIntervals.cpp | 410 SmallPtrSet<const MachineBasicBlock*, 16> LiveOut; in extendSegmentsToUses() local 446 if (!LiveOut.insert(Pred).second) in extendSegmentsToUses() 462 if (!LiveOut.insert(Pred).second) in extendSegmentsToUses()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/ |
| H A D | StackLifetime.h | 43 : Begin(Size), End(Size), LiveIn(Size), LiveOut(Size) {} in BlockLifetimeInfo() 55 BitVector LiveOut; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | GCNRegPressure.cpp | 904 GCNRPTracker::LiveRegSet LiveIn, LiveOut; in runOnMachineFunction() local 909 LiveIn = LiveOut = getLiveRegs(MBBStartSlot, LIS, MRI); in runOnMachineFunction() 923 LiveOut = RPT.getLiveRegs(); in runOnMachineFunction() 930 LiveOut = RPT.getLiveRegs(); in runOnMachineFunction() 961 OS << PFX " Live-out:" << llvm::print(LiveOut, MRI); in runOnMachineFunction() 963 ReportLISMismatchIfAny(LiveOut, getLiveRegs(MBBEndSlot, LIS, MRI)); in runOnMachineFunction() 967 LaneBitmask MaskIntersection = Mask & LiveOut.lookup(Reg); in runOnMachineFunction()
|
| H A D | GCNSchedStrategy.h | 206 RegionPressureMap(GCNScheduleDAGMILive *GCNDAG, bool LiveOut) in RegionPressureMap() argument 207 : DAG(GCNDAG), IsLiveOut(LiveOut) {} in RegionPressureMap()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | RewriteStatepointsForGC.cpp | 181 MapVector<BasicBlock *, SetVector<Value *>> LiveOut; member 3279 checkBasicSSA(DT, Data.LiveOut[&BB], BB.getTerminator(), true); in checkBasicSSA() 3300 auto &Out = Data.LiveOut[&BB] = SetVector<Value *>(); in computeLiveInValues() 3315 SetVector<Value *> &LiveOut = Data.LiveOut[BB]; in computeLiveInValues() local 3316 const auto OldLiveOutSize = LiveOut.size(); in computeLiveInValues() 3319 LiveOut.set_union(Data.LiveIn[Succ]); in computeLiveInValues() 3322 if (OldLiveOutSize == LiveOut.size()) { in computeLiveInValues() 3330 SetVector<Value *> LiveTmp = LiveOut; in computeLiveInValues() 3356 assert(Data.LiveOut.count(BB)); in findLiveSetAtInst() 3357 SetVector<Value *> LiveOut = Data.LiveOut[BB]; in findLiveSetAtInst() local [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/LiveDebugValues/ |
| H A D | InstrRefBasedImpl.cpp | 3325 DbgValue *LiveOut = LiveOutIdx[MBB]; in buildVLocValueMap() local 3335 if (*LiveOut != NewVal) { in buildVLocValueMap() 3336 *LiveOut = NewVal; in buildVLocValueMap() 3341 if (*LiveOut != TransferIt->second) { in buildVLocValueMap() 3342 *LiveOut = TransferIt->second; in buildVLocValueMap() 3348 if (*LiveOut != *LiveIn) { in buildVLocValueMap() 3349 *LiveOut = *LiveIn; in buildVLocValueMap()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.cpp | 1060 LivePhysRegs LiveIn(HRI), LiveOut(HRI); in expandPostRAPseudo() local 1372 getLiveOutRegsAt(LiveOut, MI); in expandPostRAPseudo() 1373 bool IsDestLive = !LiveOut.available(MRI, Op0.getReg()); in expandPostRAPseudo() 1405 getLiveOutRegsAt(LiveOut, MI); in expandPostRAPseudo() 1406 bool IsDestLive = !LiveOut.available(MRI, Op0.getReg()); in expandPostRAPseudo()
|