Searched refs:LitTyIdx (Results 1 – 5 of 5) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86LegalizerInfo.cpp | |
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/GISel/ |
| H A D | X86LegalizerInfo.cpp | 105 unsigned LitTyIdx = Op == G_MERGE_VALUES ? 1 : 0; in X86LegalizerInfo() local
107 .widenScalarToNextPow2(LitTyIdx, /*Min=*/8) in X86LegalizerInfo()
109 .minScalar(LitTyIdx, s8) in X86LegalizerInfo()
123 switch (Q.Types[LitTyIdx].getSizeInBits()) { in X86LegalizerInfo()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/ |
| H A D | RISCVLegalizerInfo.cpp | 168 unsigned LitTyIdx = Op == G_MERGE_VALUES ? 1 : 0; in RISCVLegalizerInfo() local
171 all(typeIs(BigTyIdx, s64), typeIs(LitTyIdx, s32))); in RISCVLegalizerInfo()
173 MergeUnmergeActions.widenScalarToNextPow2(LitTyIdx, XLen) in RISCVLegalizerInfo()
175 .clampScalar(LitTyIdx, sXLen, sXLen) in RISCVLegalizerInfo()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 1828 unsigned LitTyIdx = Op == G_EXTRACT ? 0 : 1; in AMDGPULegalizerInfo() local
1832 .lowerIf(all(typeIs(LitTyIdx, S16), sizeIs(BigTyIdx, 32))) in AMDGPULegalizerInfo()
1843 const LLT LitTy = Query.Types[LitTyIdx]; in AMDGPULegalizerInfo()
1855 const LLT LitTy = Query.Types[LitTyIdx]; in AMDGPULegalizerInfo()
1858 LegalizeMutations::widenScalarOrEltToNextPow2(LitTyIdx, 16)) in AMDGPULegalizerInfo()
1906 unsigned LitTyIdx = Op == G_MERGE_VALUES ? 1 : 0; in AMDGPULegalizerInfo() local
1929 .minScalarOrEltIf(scalarNarrowerThan(LitTyIdx, 16), LitTyIdx, S16) in AMDGPULegalizerInfo()
1930 .widenScalarToNextPow2(LitTyIdx, /*Min*/ 16) in AMDGPULegalizerInfo()
1938 .clampScalar(LitTyIdx, S32, S512) in AMDGPULegalizerInfo()
1939 .widenScalarToNextPow2(LitTyIdx, /*Min*/ 32) in AMDGPULegalizerInfo()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64LegalizerInfo.cpp | 861 unsigned LitTyIdx = Op == G_MERGE_VALUES ? 1 : 0; in AArch64LegalizerInfo() local
863 .widenScalarToNextPow2(LitTyIdx, 8) in AArch64LegalizerInfo()
865 .clampScalar(LitTyIdx, s8, s64) in AArch64LegalizerInfo()
876 switch (Q.Types[LitTyIdx].getSizeInBits()) { in AArch64LegalizerInfo()
|