Home
last modified time | relevance | path

Searched refs:Ld2 (Results 1 – 3 of 3) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMParallelDSP.cpp564 auto Ld2 = static_cast<LoadInst*>(PMul0->RHS); in CreateParallelPairs() local
568 if (Ld0 == Ld2 || Ld1 == Ld3) in CreateParallelPairs()
572 if (AreSequentialLoads(Ld2, Ld3, PMul1->VecLd)) { in CreateParallelPairs()
576 } else if (AreSequentialLoads(Ld3, Ld2, PMul1->VecLd)) { in CreateParallelPairs()
583 AreSequentialLoads(Ld2, Ld3, PMul1->VecLd)) { in CreateParallelPairs()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp20565 auto *Ld2 = dyn_cast<LoadSDNode>(SV2->getOperand(1).getOperand(0)); in isLoadOrMultipleLoads() local
20567 if (!Ld0 || !Ld1 || !Ld2 || !Ld3 || !Ld0->isSimple() || !Ld1->isSimple() || in isLoadOrMultipleLoads()
20568 !Ld2->isSimple() || !Ld3->isSimple()) in isLoadOrMultipleLoads()
20572 Loads.push_back(Ld2); in isLoadOrMultipleLoads()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp16201 LoadSDNode *Ld2) -> std::optional<PtrDiff> { in performCONCAT_VECTORSCombine()
16205 BaseIndexOffset BIO2 = BaseIndexOffset::match(Ld2, DAG); in performCONCAT_VECTORSCombine()
16211 SDValue P2 = Ld2->getBasePtr(); in performCONCAT_VECTORSCombine()
16198 __anon765c18b71702(LoadSDNode *Ld1, LoadSDNode *Ld2) performCONCAT_VECTORSCombine() argument