Home
last modified time | relevance | path

Searched refs:Lat (Results 1 – 25 of 27) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMScheduleA57WriteRes.td61 foreach Lat = 3-20 in {
62 def A57Write_#Lat#cyc_1L : SchedWriteRes<[A57UnitL]> {
63 let Latency = Lat;
68 foreach Lat = 4-16 in {
69 def A57Write_#Lat#cyc_1S : SchedWriteRes<[A57UnitS]> {
70 let Latency = Lat;
241 foreach Lat = 3-20 in {
242 def A57Write_#Lat#cyc_1L_1I : SchedWriteRes<[A57UnitL, A57UnitI]> {
243 let Latency = Lat; let NumMicroOps = 2;
268 foreach Lat
[all...]
H A DARMScheduleR52.td346 foreach Lat = 3-25 in {
347 def R52WriteILDM#Lat#Cy : SchedWriteRes<[R52UnitLd]> {
348 let Latency = Lat;
350 def R52WriteILDM#Lat#CyNo : SchedWriteRes<[]> {
351 let Latency = Lat;
546 foreach Lat = 1-32 in {
547 def R52WriteLM#Lat#Cy : SchedWriteRes<[]> {
548 let Latency = Lat;
H A DARMScheduleSwift.td382 foreach Lat = 3-25 in {
383 def SwiftWriteLM#Lat#Cy : SchedWriteRes<[SwiftUnitP2]> {
384 let Latency = Lat;
386 def SwiftWriteLM#Lat#CyNo : SchedWriteRes<[]> {
387 let Latency = Lat;
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUSubtarget.cpp882 unsigned Lat = 0; in adjustSchedDependency() local
885 Lat = InstrInfo.getInstrLatency(getInstrItineraryData(), *I); in adjustSchedDependency()
886 else if (Lat) in adjustSchedDependency()
887 --Lat; in adjustSchedDependency()
889 Dep.setLatency(Lat); in adjustSchedDependency()
895 unsigned Lat = InstrInfo.getInstrLatency(getInstrItineraryData(), *DefI); in adjustSchedDependency() local
896 for (++I; I != E && I->isBundledWithPred() && Lat; ++I) { in adjustSchedDependency()
899 --Lat; in adjustSchedDependency()
901 Dep.setLatency(Lat); in adjustSchedDependency()
989 unsigned Lat = TSchedModel->computeInstrLatency(&MAI) - 1; in apply() local
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ScheduleZnver3.td399 int Lat = 1, list<int> Res = [], int UOps = 1> {
401 let Latency = Lat;
408 list<ProcResourceKind> ExePorts, int Lat,
411 defm : __zn3WriteRes<SchedRW, ExePorts, Lat, Res, UOps>;
415 !add(Lat, LoadLat),
427 list<ProcResourceKind> ExePorts, int Lat = 1,
429 defm : __zn3WriteRes<SchedRW, ExePorts, Lat, Res, UOps>;
433 list<ProcResourceKind> ExePorts, int Lat = 1,
435 defm : __zn3WriteRes<SchedRW, ExePorts, Lat, Res, UOps>;
439 list<ProcResourceKind> ExePorts, int Lat = 1,
[all …]
H A DX86ScheduleZnver4.td396 int Lat = 1, list<int> Res = [], int UOps = 1> {
398 let Latency = Lat;
405 list<ProcResourceKind> ExePorts, int Lat,
408 defm : __Zn4WriteRes<SchedRW, ExePorts, Lat, Res, UOps>;
412 !add(Lat, LoadLat),
424 list<ProcResourceKind> ExePorts, int Lat = 1,
426 defm : __Zn4WriteRes<SchedRW, ExePorts, Lat, Res, UOps>;
430 list<ProcResourceKind> ExePorts, int Lat = 1,
432 defm : __Zn4WriteRes<SchedRW, ExePorts, Lat, Res, UOps>;
436 list<ProcResourceKind> ExePorts, int Lat = 1,
[all …]
H A DX86ScheduleBdVer2.td191 list<ProcResourceKind> ExePorts, int Lat = 1,
194 let Latency = Lat;
201 list<ProcResourceKind> ExePorts, int Lat,
204 defm : PdWriteRes<SchedRW, ExePorts, Lat, Res, UOps>;
208 !add(Lat, LoadLat),
219 list<ProcResourceKind> ExePorts, int Lat = 1,
222 defm : __pdWriteResPair<SchedRW, ExePorts, Lat, Res, UOps,
227 list<ProcResourceKind> ExePorts, int Lat = 1,
230 defm : __pdWriteResPair<SchedRW, ExePorts, Lat, Res, UOps,
235 list<ProcResourceKind> ExePorts, int Lat,
[all …]
H A DX86ScheduleBtVer2.td123 int Lat, list<int> Res = [], int UOps = 1,
127 let Latency = Lat;
135 let Latency = !add(Lat, 3);
143 int Lat, list<int> Res = [], int UOps = 1,
147 let Latency = Lat;
155 let Latency = !add(Lat, 5);
163 int Lat, list<int> Res = [2], int UOps = 2,
167 let Latency = Lat;
175 let Latency = !add(Lat, 5);
H A DX86ScheduleSLM.td64 int Lat, list<int> Res = [1], int UOps = 1,
68 let Latency = Lat;
76 let Latency = !add(Lat, LoadLat);
H A DX86ScheduleZnver1.td134 int Lat, list<int> Res = [], int UOps = 1,
138 let Latency = Lat;
146 let Latency = !add(Lat, LoadLat);
155 int Lat, list<int> Res = [], int UOps = 1,
159 let Latency = Lat;
167 let Latency = !add(Lat, LoadLat);
H A DX86ScheduleZnver2.td133 int Lat, list<int> Res = [], int UOps = 1,
137 let Latency = Lat;
145 let Latency = !add(Lat, LoadLat);
154 int Lat, list<int> Res = [], int UOps = 1,
158 let Latency = Lat;
166 let Latency = !add(Lat, LoadLat);
H A DX86SchedSandyBridge.td88 int Lat, list<int> Res = [1], int UOps = 1,
92 let Latency = Lat;
100 let Latency = !add(Lat, LoadLat);
H A DX86SchedBroadwell.td93 int Lat, list<int> Res = [1], int UOps = 1,
97 let Latency = Lat;
105 let Latency = !add(Lat, LoadLat);
H A DX86SchedSkylakeClient.td92 int Lat, list<int> Res = [1], int UOps = 1,
96 let Latency = Lat;
104 let Latency = !add(Lat, LoadLat);
H A DX86Schedule.td33 int Lat, list<int> Res, int UOps> {
35 let Latency = Lat;
H A DX86SchedHaswell.td98 int Lat, list<int> Res = [1], int UOps = 1,
102 let Latency = Lat;
110 let Latency = !add(Lat, LoadLat);
H A DX86SchedAlderlakeP.td107 int Lat, list<int> Res = [1], int UOps = 1,
111 let Latency = Lat;
119 let Latency = !add(Lat, LoadLat);
H A DX86SchedSkylakeServer.td92 int Lat, list<int> Res = [1], int UOps = 1,
96 let Latency = Lat;
104 let Latency = !add(Lat, LoadLat);
H A DX86SchedIceLake.td99 int Lat, list<int> Res = [1], int UOps = 1,
103 let Latency = Lat;
111 let Latency = !add(Lat, LoadLat);
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonSubtarget.cpp603 void HexagonSubtarget::changeLatency(SUnit *Src, SUnit *Dst, unsigned Lat) in changeLatency()
609 I.setLatency(Lat); in changeLatency()
615 F->setLatency(Lat); in changeLatency()
H A DHexagonSubtarget.h352 void changeLatency(SUnit *Src, SUnit *Dst, unsigned Lat) const;
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DScheduleDAG.h147 void setLatency(unsigned Lat) { in setLatency() argument
148 Latency = Lat; in setLatency()
/freebsd/contrib/ntp/ntpd/
H A Drefclock_oncore.c130 * Lat,Long,Ht, cable-delay, offset, and the ReceiverID (along with the
3121 double Lat, Lon, Ht; in oncore_get_timestamp() local
3128 Lat = lat; in oncore_get_timestamp()
3132 Lat /= 3600000; in oncore_get_timestamp()
3137 "Ga Posn Lat = %.7f, Lon = %.7f, Ht = %.2f", Lat, in oncore_get_timestamp()
3727 "Lat = %c %11.7fdeg, Long = %c %11.7fdeg, Alt = %5.2fm (%5.2fft) GPS", in oncore_print_posn()
3737 "Lat = %c %3ddeg %7.4fm, Long = %c %3ddeg %8.5fm, Alt = %7.2fm (%7.2fft) GPS", in oncore_print_posn()
3747 "Lat = %c %3ddeg %2dm %5.2fs, Long = %c %3ddeg %2dm %5.2fs, Alt = %7.2fm (%7.2fft) GPS", in oncore_print_posn()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachinePipeliner.cpp1643 unsigned Lat = D.getLatency(); in swapAntiDependences() local
1646 Dep.setLatency(Lat); in swapAntiDependences()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DP9InstrResources.td1310 (instregex "gBC(A|Aat|CTR|CTRL|L|LA|LAat|LR|LRL|Lat|at)?$"),

12