| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineInstrBundle.cpp | 110 MachineBasicBlock::instr_iterator LastMI) { in getDebugLoc() argument
111 for (auto MII = FirstMI; MII != LastMI; ++MII) in getDebugLoc()
125 MachineBasicBlock::instr_iterator LastMI) { in finalizeBundle() argument
126 assert(FirstMI != LastMI && "Empty bundle?"); in finalizeBundle()
127 MIBundleBuilder Bundle(MBB, FirstMI, LastMI); in finalizeBundle()
134 BuildMI(MF, getDebugLoc(FirstMI, LastMI), TII->get(TargetOpcode::BUNDLE)); in finalizeBundle()
146 for (auto MII = FirstMI; MII != LastMI; ++MII) { in finalizeBundle()
228 for (auto MII = FirstMI; MII != LastMI; ++MII) { in finalizeBundle()
245 MachineBasicBlock::instr_iterator LastMI = std::next(FirstMI); in finalizeBundle() local
246 while (LastMI != E && LastMI->isInsideBundle()) in finalizeBundle()
[all …]
|
| H A D | RegisterCoalescer.cpp | 3166 MachineInstr *LastMI = in resolveConflicts() local
3168 assert(LastMI && "Range must end at a proper instruction"); in resolveConflicts()
3177 if (&*MI == LastMI) { in resolveConflicts()
3180 LastMI = Indexes->getInstructionFromIndex(TaintExtent[TaintNum].first); in resolveConflicts()
3181 assert(LastMI && "Range must end at a proper instruction"); in resolveConflicts()
|
| H A D | MachinePipeliner.cpp | 1037 MachineInstr *LastMI = MRI.getUniqueVRegDef(NewBase); in changeDependences() local
1038 if (!LastMI) in changeDependences()
1040 SUnit *LastSU = getSUnit(LastMI); in changeDependences()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMHazardRecognizer.cpp | 53 if (LastMI && (MCID.TSFlags & ARMII::DomainMask) != ARMII::DomainGeneral) { in getHazardType()
54 MachineInstr *DefMI = LastMI; in getHazardType()
55 const MCInstrDesc &LastMCID = LastMI->getDesc(); in getHazardType()
61 if (!LastMI->isBarrier() && in getHazardType()
62 !(TII.getSubtarget().hasMuxedUnits() && LastMI->mayLoadOrStore()) && in getHazardType()
64 MachineBasicBlock::iterator I = LastMI; in getHazardType()
65 if (I != LastMI->getParent()->begin()) { in getHazardType()
85 LastMI = nullptr; in Reset()
92 LastMI = MI; in EmitInstruction()
100 LastMI = nullptr; in AdvanceCycle()
|
| H A D | ARMHazardRecognizer.h | 32 MachineInstr *LastMI = nullptr;
33 MachineInstr *LastMI = nullptr; global() variable
|
| H A D | ARMConstantIslandPass.cpp | 2063 MachineInstr *LastMI = &MBB->back(); in optimizeThumb2Branches() local
2064 BBUtils->adjustBBSize(MBB, -LastMI->getDesc().getSize()); in optimizeThumb2Branches()
2065 LastMI->eraseFromParent(); in optimizeThumb2Branches()
|
| H A D | ARMBaseInstrInfo.cpp | 2108 MachineInstr *LastMI = &*Pred->rbegin(); in isProfitableToIfCvt() local
2109 if (LastMI->getOpcode() == ARM::t2Bcc) { in isProfitableToIfCvt()
2111 MachineInstr *CmpMI = findCMPToFoldIntoCBZ(LastMI, TRI); in isProfitableToIfCvt()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VERegisterInfo.cpp | 382 MachineInstr *LastMI = nullptr; in processSTVM512() local
384 LastMI = build(VE::SVMmr, TmpReg).addReg(SrcLoReg).addImm(i); in processSTVM512()
392 LastMI->addRegisterKilled(SrcLoReg, &TRI, true); in processSTVM512()
402 LastMI = build(VE::SVMmr, TmpReg).addReg(SrcHiReg).addImm(3); in processSTVM512()
404 LastMI->addRegisterKilled(SrcHiReg, &TRI, true); in processSTVM512()
406 LastMI->addRegisterKilled(SrcReg, &TRI, true); in processSTVM512()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/ |
| H A D | AsmPrinterInlineAsm.cpp | 444 if (LastMI != MI || LastFn != getFunctionNumber()) { in PrintSpecial()
446 LastMI = MI; in PrintSpecial()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | MachineInstrBundle.h | 29 MachineBasicBlock::instr_iterator LastMI);
|
| H A D | AsmPrinter.h | 854 mutable const MachineInstr *LastMI = nullptr;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIWholeQuadMode.cpp | 678 MachineInstr *LastMI = &*MBB.rbegin(); in propagateBlock() local
679 InstrInfo &LastII = Instructions[LastMI]; in propagateBlock()
682 Worklist.emplace_back(LastMI); in propagateBlock()
|
| H A D | SIInstrInfo.cpp | 749 MachineInstr *FirstMI = nullptr, *LastMI = nullptr; in expandSGPRCopy() local
772 LastMI = BuildMI(MBB, I, DL, TII.get(Opcode), DestSubReg) in expandSGPRCopy()
777 FirstMI = LastMI; in expandSGPRCopy()
783 assert(FirstMI && LastMI); in expandSGPRCopy()
785 std::swap(FirstMI, LastMI); in expandSGPRCopy()
791 LastMI->addRegisterKilled(SrcReg, &RI); in expandSGPRCopy()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonVLIWPacketizer.cpp | 1820 MachineBasicBlock::instr_iterator LastMI(EndMI.getInstrIterator()); in endPacket() local
1821 finalizeBundle(*MBB, FirstMI, LastMI); in endPacket()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 8351 MachineInstr *LastMI = Selects.back(); in emitSelect() local
8352 bool CCKilled = (LastMI->killsRegister(SystemZ::CC, /*TRI=*/nullptr) || in emitSelect()
8353 checkCCKill(*LastMI, MBB)); in emitSelect()
8355 MachineBasicBlock *JoinMBB = SystemZ::splitBlockAfter(LastMI, MBB); in emitSelect()
|