Home
last modified time | relevance | path

Searched refs:LDRD (Results 1 – 13 of 13) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMLoadStoreOptimizer.cpp219 bool isAM3 = Opcode == ARM::LDRD || Opcode == ARM::STRD; in getMemoryOpOffset()
1764 if (Opcode != ARM::LDRD && Opcode != ARM::STRD && Opcode != ARM::t2LDRDi8) in FixInvalidRegPairOp()
1777 (Opcode == ARM::LDRD || Opcode == ARM::t2LDRDi8) && STI->isCortexM3(); in FixInvalidRegPairOp()
1779 bool NonConsecutiveRegs = (Opcode == ARM::LDRD || Opcode == ARM::STRD) && in FixInvalidRegPairOp()
1786 bool isLd = Opcode == ARM::LDRD || Opcode == ARM::t2LDRDi8; in FixInvalidRegPairOp()
2264 NewOpc = ARM::LDRD; in CanFormLdStDWord()
H A DARMScheduleA57.td395 def : InstRW<[A57WriteLdrAm3X2, A57WriteLdrAm3X2], (instregex "LDRD$")>;
441 // LDRD pre-indexed: 5(2) cyc for reg, 4(1) cyc for imm.
489 // LDRD post-indexed: 4(2) cyc for reg, 4(1) cyc for imm.
H A DARMISelLowering.h360 LDRD, enumerator
H A DARMScheduleR52.td296 "t2LDRpci_pic", "tLDRS(B|H)", "t2LDRDi8", "LDRD$", "LDA", "t2LDA")>;
H A DARMScheduleSwift.td376 (instregex "t2LDRDi8", "LDRD$")>;
H A DARMBaseInstrInfo.cpp1273 MIB = BuildMI(MBB, I, DL, get(ARM::LDRD)); in loadRegFromStackSlot()
1806 case ARM::LDRD: in areLoadsFromSameBasePtr()
3437 case ARM::LDRD: { in getNumMicroOpsSwiftLdSt()
H A DARMExpandPseudoInsts.cpp3270 TII->get(Opcode == ARM::LOADDUAL ? ARM::LDRD : ARM::STRD)) in ExpandMI()
H A DARMInstrInfo.td274 def ARMldrd : SDNode<"ARMISD::LDRD", SDT_ARMldrd, [SDNPHasChain, SDNPMayLoad, SDNPMemOperan…
2892 def LDRD : AI3ld<0b1101, 0, (outs GPR:$Rt, GPR:$Rt2), (ins addrmode3:$addr),
H A DARMISelDAGToDAG.cpp4041 case ARMISD::LDRD: { in Select()
H A DARMISelLowering.cpp1749 MAKE_CASE(ARMISD::LDRD) in getTargetNodeName()
10226 ARMISD::LDRD, dl, DAG.getVTList({MVT::i32, MVT::i32, MVT::Other}), in LowerLOAD()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/Disassembler/
H A DARMDisassembler.cpp2234 case ARM::LDRD: in DecodeAddrMode3Instruction()
2268 case ARM::LDRD: in DecodeAddrMode3Instruction()
2350 case ARM::LDRD: in DecodeAddrMode3Instruction()
2363 case ARM::LDRD: in DecodeAddrMode3Instruction()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/
H A DARMAsmParser.cpp7788 case ARM::LDRD: in validateInstruction()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64InstrInfo.td3690 defm LDRD : Load64RO<0b11, 1, 0b01, FPR64Op, "ldr", f64, load>;
3819 defm LDRD : LoadUI<0b11, 1, 0b01, FPR64Op, uimm12s8, "ldr",