Home
last modified time | relevance | path

Searched refs:IsOr (Results 1 – 5 of 5) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/
H A DConstraintElimination.cpp1203 bool IsOr = match(Cond, m_LogicalOr()); in addInfoFor() local
1207 if (IsOr && IsAnd) in addInfoFor()
1210 BasicBlock *Successor = Br->getSuccessor(IsOr ? 1 : 0); in addInfoFor()
1225 IsOr ? Cmp->getInverseCmpPredicate() : Cmp->getCmpPredicate(), in addInfoFor()
1229 if (IsOr && match(Cur, m_LogicalOr(m_Value(Op0), m_Value(Op1)))) { in addInfoFor()
1615 bool IsOr = match(JoinOp, m_LogicalOr()); in checkOrAndOpImpliedByOther() local
1624 if (IsOr) in checkOrAndOpImpliedByOther()
1630 if (IsOr ? match(Val, m_LogicalOr(m_Value(LHS), m_Value(RHS))) in checkOrAndOpImpliedByOther()
1643 if (IsOr == *ImpliedCondition) in checkOrAndOpImpliedByOther()
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DCompressInstEmitter.cpp530 bool IsOr = CombineType == "any_of"; in getReqFeatures() local
545 if (IsOr) in getReqFeatures()
551 if (IsOr) in getReqFeatures()
H A DAsmWriterEmitter.cpp1030 bool IsOr = CombineType == "any_of"; in EmitPrintAliasInstruction() local
1032 if (IsOr && D->getNumArgs() == 2 && isa<DagInit>(D->getArg(1))) { in EmitPrintAliasInstruction()
1054 "AliasPatternCond::K_{}{}Feature, {}::{}", IsOr ? "Or" : "", in EmitPrintAliasInstruction()
1059 if (IsOr) in EmitPrintAliasInstruction()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsExpandPseudo.cpp772 bool IsOr = false; in expandAtomicBinOp() local
800 IsOr = true; in expandAtomicBinOp()
823 IsOr = true; in expandAtomicBinOp()
976 assert(IsOr && OR && "Unknown instruction for atomic pseudo expansion!"); in expandAtomicBinOp()
977 (void)IsOr; in expandAtomicBinOp()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp6628 bool IsOr = (LogicOp->getOpcode() == ISD::OR); in foldAndOrOfSETCC() local
6629 if (IsLess == IsOr) in foldAndOrOfSETCC()