Home
last modified time | relevance | path

Searched refs:IsMasked (Results 1 – 25 of 26) sorted by relevance

12

/freebsd/contrib/llvm-project/clang/lib/CodeGen/TargetBuiltins/
H A DRISCV.cpp35 int PolicyAttrs, bool IsMasked, unsigned SegInstSEW) { in emitRVVVLEFFBuiltin() argument
39 if (IsMasked) { in emitRVVVLEFFBuiltin()
58 if (IsMasked) in emitRVVVLEFFBuiltin()
72 int PolicyAttrs, bool IsMasked, unsigned SegInstSEW) { in emitRVVVSSEBuiltin() argument
76 if (IsMasked) { in emitRVVVSSEBuiltin()
84 if (IsMasked) in emitRVVVSSEBuiltin()
95 int PolicyAttrs, bool IsMasked, unsigned SegInstSEW) { in emitRVVIndexedStoreBuiltin() argument
99 if (IsMasked) { in emitRVVIndexedStoreBuiltin()
108 if (IsMasked) in emitRVVIndexedStoreBuiltin()
122 int PolicyAttrs, bool IsMasked, unsigned SegInstSEW) { in emitRVVPseudoUnaryBuiltin() argument
[all …]
/freebsd/contrib/llvm-project/clang/include/clang/Basic/
H A Driscv_andes_vector.td118 (IsMasked && (PolicyAttrs & RVV_VTA) && (PolicyAttrs & RVV_VMA)) ||
119 (!IsMasked && PolicyAttrs & RVV_VTA));
120 bool HasRoundModeOp = IsMasked ?
124 unsigned Offset = IsMasked ?
130 Operands.push_back(Ops[IsMasked ? 1 : 0]);
135 if (IsMasked)
146 if (IsMasked)
H A Driscv_sifive_vector.td157 (IsMasked && (PolicyAttrs & RVV_VTA) && (PolicyAttrs & RVV_VMA)) ||
158 (!IsMasked && PolicyAttrs & RVV_VTA));
159 bool HasRoundModeOp = IsMasked ?
163 unsigned Offset = IsMasked ?
169 Operands.push_back(Ops[IsMasked ? 1 : 0]);
174 if (IsMasked)
185 if (IsMasked)
H A Driscv_vector.td60 PolicyAttrs, IsMasked, SegInstSEW);
117 PolicyAttrs, IsMasked, SegInstSEW);
146 PolicyAttrs, IsMasked, SegInstSEW);
162 Ops, PolicyAttrs, IsMasked, SegInstSEW);
318 Ops, PolicyAttrs, IsMasked, SegInstSEW);
331 Ops, PolicyAttrs, IsMasked, SegInstSEW);
344 Ops, PolicyAttrs, IsMasked, SegInstSEW);
357 Ops, PolicyAttrs, IsMasked, SegInstSEW);
372 Ops, PolicyAttrs, IsMasked, SegInstSEW);
389 Ops, PolicyAttrs, IsMasked, SegInstSEW);
[all …]
H A Driscv_vector_common.td603 if (IsMasked) {
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelDAGToDAG.h161 bool IsMasked, bool IsStridedOrIndexed,
165 void selectVLSEG(SDNode *Node, unsigned NF, bool IsMasked, bool IsStrided);
166 void selectVLSEGFF(SDNode *Node, unsigned NF, bool IsMasked);
167 void selectVLXSEG(SDNode *Node, unsigned NF, bool IsMasked, bool IsOrdered);
168 void selectVSSEG(SDNode *Node, unsigned NF, bool IsMasked, bool IsStrided);
169 void selectVSXSEG(SDNode *Node, unsigned NF, bool IsMasked, bool IsOrdered);
H A DRISCVExpandAtomicPseudoInsts.cpp51 bool IsMasked, int Width,
55 AtomicRMWInst::BinOp, bool IsMasked, int Width,
58 MachineBasicBlock::iterator MBBI, bool IsMasked,
388 AtomicRMWInst::BinOp BinOp, bool IsMasked, int Width, in expandAtomicBinOp() argument
408 if (!IsMasked) in expandAtomicBinOp()
438 AtomicRMWInst::BinOp BinOp, bool IsMasked, int Width, in expandAtomicMinMaxOp() argument
440 assert(IsMasked == true && in expandAtomicMinMaxOp()
624 MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI, bool IsMasked, in expandAtomicCmpXchg() argument
638 Register MaskReg = IsMasked ? MI.getOperand(5).getReg() : Register(); in expandAtomicCmpXchg()
659 static_cast<AtomicOrdering>(MI.getOperand(IsMasked ? 6 : 5).getImm()); in expandAtomicCmpXchg()
[all …]
H A DRISCVISelDAGToDAG.cpp244 bool IsMasked, bool IsStridedOrIndexed, SmallVectorImpl<SDValue> &Operands, in addVectorLoadStoreOperands() argument
256 if (IsMasked) { in addVectorLoadStoreOperands()
273 if (IsMasked) in addVectorLoadStoreOperands()
282 void RISCVDAGToDAGISel::selectVLSEG(SDNode *Node, unsigned NF, bool IsMasked, in selectVLSEG() argument
294 addVectorLoadStoreOperands(Node, Log2SEW, DL, CurOp, IsMasked, IsStrided, in selectVLSEG()
298 RISCV::getVLSEGPseudo(NF, IsMasked, IsStrided, /*FF*/ false, Log2SEW, in selectVLSEG()
311 bool IsMasked) { in selectVLSEGFF() argument
323 addVectorLoadStoreOperands(Node, Log2SEW, DL, CurOp, IsMasked, in selectVLSEGFF()
328 RISCV::getVLSEGPseudo(NF, IsMasked, /*Strided*/ false, /*FF*/ true, in selectVLSEGFF()
341 void RISCVDAGToDAGISel::selectVLXSEG(SDNode *Node, unsigned NF, bool IsMasked, in selectVLXSEG() argument
[all …]
H A DRISCVISelLowering.cpp10361 bool IsMasked = NumOps == 7; in lowerVectorIntrinsicScalars() local
10411 if (IsMasked) in lowerVectorIntrinsicScalars()
10432 if (!IsMasked) in lowerVectorIntrinsicScalars()
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchExpandAtomicPseudoInsts.cpp50 bool IsMasked, int Width,
54 AtomicRMWInst::BinOp, bool IsMasked, int Width,
57 MachineBasicBlock::iterator MBBI, bool IsMasked,
320 AtomicRMWInst::BinOp BinOp, bool IsMasked, int Width, in expandAtomicBinOp() argument
340 if (IsMasked) in expandAtomicBinOp()
369 AtomicRMWInst::BinOp BinOp, bool IsMasked, int Width, in expandAtomicMinMaxOp() argument
399 Register AddrReg = MI.getOperand(IsMasked ? 3 : 2).getReg(); in expandAtomicMinMaxOp()
400 Register IncrReg = MI.getOperand(IsMasked ? 4 : 3).getReg(); in expandAtomicMinMaxOp()
410 if (IsMasked) { in expandAtomicMinMaxOp()
440 if (IsMasked) in expandAtomicMinMaxOp()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DVFABIDemangling.cpp
/freebsd/contrib/llvm-project/clang/lib/Support/
H A DRISCVVIntrinsicUtils.cpp974 StringRef OverloadedSuffix, StringRef IRName, bool IsMasked, in RVVIntrinsic() argument
979 : IRName(IRName), IsMasked(IsMasked), in RVVIntrinsic()
996 updateNamesAndPolicy(IsMasked, hasPolicy(), Name, BuiltinName, OverloadedName, in RVVIntrinsic()
1006 if ((IsMasked && hasMaskedOffOperand()) || in RVVIntrinsic()
1007 (!IsMasked && hasPassthruOperand())) { in RVVIntrinsic()
1036 llvm::ArrayRef<PrototypeDescriptor> Prototype, bool IsMasked, in computeBuiltinTypes() argument
1041 if (IsMasked) { in computeBuiltinTypes()
1139 bool IsMasked, bool HasPolicy, std::string &Name, std::string &BuiltinName, in updateNamesAndPolicy() argument
1153 if (IsMasked) { in updateNamesAndPolicy()
/freebsd/contrib/llvm-project/llvm/lib/IR/
H A DVFABIDemangler.cpp61 static ParseRet tryParseMask(StringRef &MangledName, bool &IsMasked) { in tryParseMask() argument
63 IsMasked = true; in tryParseMask()
68 IsMasked = false; in tryParseMask()
398 bool IsMasked; in tryDemangleForVFABI() local
399 if (tryParseMask(MangledName, IsMasked) != ParseRet::OK) in tryDemangleForVFABI()
489 if (IsMasked) { in tryDemangleForVFABI()
/freebsd/contrib/llvm-project/clang/include/clang/Support/
H A DRISCVVIntrinsicUtils.h391 bool IsMasked; variable
409 llvm::StringRef IRName, bool IsMasked, bool HasMaskedOffOperand,
432 bool isMasked() const { return IsMasked; } in isMasked()
472 bool IsMasked, bool HasMaskedOffOperand, bool HasVL,
480 static void updateNamesAndPolicy(bool IsMasked, bool HasPolicy,
/freebsd/sys/contrib/dev/acpica/components/events/
H A Devgpe.c266 BOOLEAN IsMasked) in AcpiEvMaskGpe() argument
285 if (IsMasked) in AcpiEvMaskGpe()
H A Devxfgpe.c443 BOOLEAN IsMasked) in ACPI_EXPORT_SYMBOL()
464 Status = AcpiEvMaskGpe (GpeEventInfo, IsMasked); in ACPI_EXPORT_SYMBOL()
/freebsd/sys/contrib/dev/acpica/include/
H A Dacevents.h244 BOOLEAN IsMasked);
H A Dacpixf.h1087 BOOLEAN IsMasked))
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/
H A DVPlan.h2942 bool IsMasked = false; variable
2945 assert(!IsMasked && "cannot re-set mask"); in setMask()
2949 IsMasked = true; in setMask()
2989 bool isMasked() const { return IsMasked; } in isMasked()
H A DVPlanRecipes.cpp3087 Ctx.TTI.getGatherScatterOpCost(Opcode, Ty, Ptr, IsMasked, Alignment, in computeCost()
3092 if (IsMasked) { in computeCost()
3203 if (!Consecutive || IsMasked) in computeCost()
3314 if (!Consecutive || IsMasked) in computeCost()
H A DSLPVectorizer.cpp5892 const function_ref<bool(Value *)> AreAllUsersVectorized, bool &IsMasked, in isMaskedLoadCompress() argument
5937 IsMasked = !isSafeToLoadUnconditionally( in isMaskedLoadCompress()
5941 if (IsMasked && !TTI.isLegalMaskedLoad(LoadVecTy, CommonAlignment, in isMaskedLoadCompress()
5970 if (IsMasked) { in isMaskedLoadCompress()
5979 if (IsStrided && !IsMasked && Order.empty()) { in isMaskedLoadCompress()
5994 LI->getPointerAddressSpace(), CostKind, IsMasked); in isMaskedLoadCompress()
6024 bool IsMasked; in isMaskedLoadCompress() local
6029 AreAllUsersVectorized, IsMasked, InterleaveFactor, in isMaskedLoadCompress()
13585 bool IsMasked; in getEntryCost() local
13600 *TLI, [](Value *) { return true; }, IsMasked, InterleaveFactor, in getEntryCost()
[all …]
/freebsd/contrib/llvm-project/clang/lib/Sema/
H A DSemaRISCV.cpp361 StringRef OverloadedSuffixStr, bool IsMasked, RVVTypes &Signature, in InitRVVIntrinsic() argument
380 RVVIntrinsic::updateNamesAndPolicy(IsMasked, HasPolicy, Name, BuiltinName, in InitRVVIntrinsic()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelDAGToDAG.cpp5022 bool IsMasked = InMask.getNode() != nullptr; in tryVPTESTM() local
5042 if (IsMasked) { in tryVPTESTM()
5053 IsMasked); in tryVPTESTM()
5059 if (IsMasked) { in tryVPTESTM()
5074 if (IsMasked) in tryVPTESTM()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp19403 bool &IsLoad, bool &IsMasked, SDValue &Ptr, in getCombineLoadStoreParts() argument
19428 IsMasked = true; in getCombineLoadStoreParts()
19438 IsMasked = true; in getCombineLoadStoreParts()
19455 bool IsMasked = false; in CombineToPreIndexedLoadStore() local
19457 if (!getCombineLoadStoreParts(N, ISD::PRE_INC, ISD::PRE_DEC, IsLoad, IsMasked, in CombineToPreIndexedLoadStore()
19502 SDValue Val = IsMasked ? cast<MaskedStoreSDNode>(N)->getValue() in CombineToPreIndexedLoadStore()
19578 if (!IsMasked) { in CombineToPreIndexedLoadStore()
19692 bool IsMasked = false; in shouldCombineToPostInc() local
19695 IsMasked, OtherPtr, TLI)) { in shouldCombineToPostInc()
19715 bool &IsMasked, SDValue &Ptr, in getPostIndexedLoadStoreOp() argument
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp19805 bool isSEXTLoad, bool IsMasked, bool isLE, in getMVEIndexedAddressParts() argument
19816 bool CanChangeType = isLE && !IsMasked; in getMVEIndexedAddressParts()
19872 bool IsMasked = false; in getPreIndexedAddressParts() local
19887 IsMasked = true; in getPreIndexedAddressParts()
19892 IsMasked = true; in getPreIndexedAddressParts()
19901 Ptr.getNode(), VT, Alignment, isSEXTLoad, IsMasked, in getPreIndexedAddressParts()
19930 bool IsMasked = false; in getPostIndexedAddressParts() local
19948 IsMasked = true; in getPostIndexedAddressParts()
19954 IsMasked = true; in getPostIndexedAddressParts()
19980 getMVEIndexedAddressParts(Op, VT, Alignment, isSEXTLoad, IsMasked, in getPostIndexedAddressParts()

12