Home
last modified time | relevance | path

Searched refs:IsLP64 (Results 1 – 5 of 5) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86FrameLowering.cpp56 IsLP64 = STI.isTarget64BitLP64(); in X86FrameLowering()
108 static unsigned getSUBriOpcode(bool IsLP64) { in getSUBriOpcode() argument
109 return IsLP64 ? X86::SUB64ri32 : X86::SUB32ri; in getSUBriOpcode()
112 static unsigned getADDriOpcode(bool IsLP64) { in getADDriOpcode() argument
113 return IsLP64 ? X86::ADD64ri32 : X86::ADD32ri; in getADDriOpcode()
116 static unsigned getSUBrrOpcode(bool IsLP64) { in getSUBrrOpcode() argument
117 return IsLP64 ? X86::SUB64rr : X86::SUB32rr; in getSUBrrOpcode()
120 static unsigned getADDrrOpcode(bool IsLP64) { in getADDrrOpcode() argument
121 return IsLP64 ? X86::ADD64rr : X86::ADD32rr; in getADDrrOpcode()
124 static unsigned getANDriOpcode(bool IsLP64, int64_t Imm) { in getANDriOpcode() argument
[all …]
H A DX86InstrCompiler.td60 "#ADJCALLSTACKDOWN", []>, Requires<[IsLP64]>;
64 Requires<[IsLP64]>;
67 (ADJCALLSTACKDOWN64 i32imm:$amt1, i32imm:$amt2, 0)>, Requires<[IsLP64]>;
90 Requires<[In64BitMode, IsLP64]>;
409 Requires<[IsLP64]>;
413 Requires<[IsLP64]>;
417 Requires<[IsLP64]>;
421 Requires<[IsLP64]>;
453 Requires<[IsLP64]>;
458 Requires<[IsLP64]>;
[all …]
H A DX86FrameLowering.h43 bool IsLP64; variable
H A DX86InstrPredicates.td201 def IsLP64 : Predicate<"Subtarget->isTarget64BitLP64()">;
H A DX86ISelLowering.cpp36485 static unsigned getSUBriOpcode(bool IsLP64) { in getSUBriOpcode() argument
36486 if (IsLP64) in getSUBriOpcode()
36597 const bool IsLP64 = Subtarget.isTarget64BitLP64(); in EmitLoweredSegAlloca() local
36600 const unsigned TlsOffset = IsLP64 ? 0x70 : Is64Bit ? 0x40 : 0x30; in EmitLoweredSegAlloca()
36632 IsLP64 || Subtarget.isTargetNaCl64() ? X86::RSP : X86::ESP; in EmitLoweredSegAlloca()
36647 BuildMI(BB, MIMD, TII->get(IsLP64 ? X86::SUB64rr:X86::SUB32rr), SPLimitVReg) in EmitLoweredSegAlloca()
36649 BuildMI(BB, MIMD, TII->get(IsLP64 ? X86::CMP64mr:X86::CMP32mr)) in EmitLoweredSegAlloca()
36665 if (IsLP64) { in EmitLoweredSegAlloca()
36696 .addReg(IsLP64 ? X86::RAX : X86::EAX); in EmitLoweredSegAlloca()