Searched refs:IsFSHR (Results 1 – 2 of 2) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeIntegerTypes.cpp | 1586 bool IsFSHR = Opcode == ISD::FSHR; in PromoteIntRes_FunnelShift() local
1605 Res = DAG.getNode(IsFSHR ? ISD::SRL : ISD::SHL, DL, VT, Res, Amt); in PromoteIntRes_FunnelShift()
1606 if (!IsFSHR) in PromoteIntRes_FunnelShift()
1617 if (IsFSHR) in PromoteIntRes_FunnelShift()
1638 bool IsFSHR = Opcode == ISD::VP_FSHR; in PromoteIntRes_VPFunnelShift() local
1657 Res = DAG.getNode(IsFSHR ? ISD::VP_SRL : ISD::VP_SHL, DL, VT, Res, Amt, in PromoteIntRes_VPFunnelShift()
1659 if (!IsFSHR) in PromoteIntRes_VPFunnelShift()
1670 if (IsFSHR) in PromoteIntRes_VPFunnelShift()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 31176 bool IsFSHR = Op.getOpcode() == ISD::FSHR; in LowerFunnelShift() local
31184 if (IsFSHR) in LowerFunnelShift()
31190 return getAVX512Node(IsFSHR ? X86ISD::VSHRD : X86ISD::VSHLD, DL, VT, in LowerFunnelShift()
31193 return getAVX512Node(IsFSHR ? X86ISD::VSHRDV : X86ISD::VSHLDV, DL, VT, in LowerFunnelShift()
31208 uint64_t ShXAmt = IsFSHR ? (EltSizeInBits - ShiftAmt) : ShiftAmt; in LowerFunnelShift()
31209 uint64_t ShYAmt = IsFSHR ? ShiftAmt : (EltSizeInBits - ShiftAmt); in LowerFunnelShift()
31250 unsigned ShiftOpc = IsFSHR ? ISD::SRL : ISD::SHL; in LowerFunnelShift()
31279 return getPack(DAG, Subtarget, DL, VT, Lo, Hi, !IsFSHR); in LowerFunnelShift()
31303 if (!IsFSHR) in LowerFunnelShift()
31310 if (((IsCst || !Subtarget.hasAVX512()) && !IsFSHR && EltSizeInBits <= 16) || in LowerFunnelShift()
[all …]
|