| /freebsd/contrib/llvm-project/llvm/utils/TableGen/Basic/ |
| H A D | CodeGenIntrinsics.h | 186 bool empty() const { return Intrinsics.empty(); } in empty() 187 size_t size() const { return Intrinsics.size(); } in size() 188 auto begin() const { return Intrinsics.begin(); } in begin() 189 auto end() const { return Intrinsics.end(); } in end() 191 return Intrinsics[Pos]; 194 return ArrayRef(&Intrinsics[Set.Offset], Set.Count); 203 std::vector<CodeGenIntrinsic> Intrinsics; variable
|
| H A D | CodeGenIntrinsics.cpp | 47 Intrinsics.reserve(Defs.size()); in CodeGenIntrinsicTable() 50 Intrinsics.emplace_back(CodeGenIntrinsic(Def, Ctx)); in CodeGenIntrinsicTable() 52 llvm::sort(Intrinsics, in CodeGenIntrinsicTable() 70 for (size_t I = 0, E = Intrinsics.size(); I < E; ++I) in CodeGenIntrinsicTable() 71 if (Intrinsics[I].TargetPrefix != Targets.back().Name) { in CodeGenIntrinsicTable() 73 Targets.push_back({Intrinsics[I].TargetPrefix, I, 0}); in CodeGenIntrinsicTable() 75 Targets.back().Count = Intrinsics.size() - Targets.back().Offset; in CodeGenIntrinsicTable() 91 Intrinsics.begin(), Intrinsics.end(), in CheckDuplicateIntrinsics() 95 if (I == Intrinsics.end()) in CheckDuplicateIntrinsics() 115 for (const auto &Int : ArrayRef(&Intrinsics[Set.Offset], Set.Count)) { in CheckTargetIndependentIntrinsics()
|
| /freebsd/contrib/llvm-project/llvm/include/ |
| H A D | module.install.modulemap | 20 textual header "llvm/IR/Intrinsics.gen" 21 textual header "llvm/IR/Intrinsics.inc"
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/ |
| H A D | ObjCARCAnalysisUtils.h | 44 std::initializer_list<Intrinsic::ID> Intrinsics = { in ModuleHasARC() local 64 for (Intrinsic::ID IID : Intrinsics) in ModuleHasARC() 68 for (Intrinsic::ID IID : Intrinsics) in ModuleHasARC()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
| H A D | Intrinsics.td | 1 //===- Intrinsics.td - Defines all LLVM intrinsics ---------*- tablegen -*-===// 734 //===--------------- Variable Argument Handling Intrinsics ----------------===// 745 //===------------------- Garbage Collection Intrinsics --------------------===// 757 //===------------------- ObjC ARC runtime Intrinsics --------------------===// 848 //===--------------------- Code Generator Intrinsics ----------------------===// 989 //===------------------- Standard C Library Intrinsics --------------------===// 1182 //===--------------- Constrained Floating Point Intrinsics ----------------===// 1409 //===------------------------- Expect Intrinsics --------------------------===// 1418 //===-------------------- Bit Manipulation Intrinsics ---------------------===// 1438 //===------------------------ Debugger Intrinsics -------------------------===// [all …]
|
| H A D | IntrinsicsXCore.td | 94 // Intrinsics for events. 104 // Intrinsics for threads.
|
| H A D | IntrinsicsPowerPC.td | 50 // Intrinsics for [double]word extended forms of divide instructions 148 // Intrinsics defined to maintain XL compatibility 734 // P10 Move to VSR with Mask Intrinsics. 754 // P10 Vector String Isolate Intrinsics. 763 // Predicate Intrinsics: The first operand specifies interpretation of CR6. 1240 // Power8 Intrinsics 1313 // Vector Divide Extended Intrinsics. 1321 // Vector Multiply High Intrinsics.
|
| H A D | IntrinsicsNVVM.td | 1689 // Intrinsics to read registers with non-constant values. E.g. the values that 2016 // TMA Tensor Copy Intrinsics: S2G -> From Shared to Global memory variants 2031 // Intrinsics for TMA Copy with reduction 2045 // TMA Tensor Copy Intrinsics: G2S -> From Global to Shared memory variants 2087 // Intrinsics for Prefetch and Prefetchu 2117 // Intrinsics for Bulk Copy using TMA (non-tensor) 2170 // Intrinsics for Bulk Copy Prefetch L2 2184 // Tcgen05 family of Intrinsics 2315 // clusterlaunchcontorl Intrinsics
|
| H A D | IntrinsicsSPIRV.td | 46 // Expect, Assume Intrinsics
|
| H A D | IntrinsicsAArch64.td | 528 // v8.6-A Matrix Multiply Intrinsics 819 // SHA3 Intrinsics taking 3 arguments 917 // Memory Tagging Extensions (MTE) Intrinsics 968 // Memory Operations (MOPS) Intrinsics 975 // Transactional Memory Extension (TME) Intrinsics 2939 // Scalable Matrix Extension (SME) Intrinsics 3254 // SME2 Intrinsics 4022 // FP8 Intrinsics
|
| H A D | IntrinsicsAMDGPU.td | 158 // ABI Special Intrinsics 250 // Instruction Intrinsics 2589 // CI+ Intrinsics 2601 // VI Intrinsics 2664 // GFX9 Intrinsics 2710 // GFX10 Intrinsics 2761 // GFX11 Intrinsics 2868 // GFX12 Intrinsics 3560 // Special Intrinsics for backend internal use only. No frontend
|
| H A D | IntrinsicsARM.td | 831 // v8.6-A Matrix Multiply Intrinsics 842 // v8.6-A Bfloat Intrinsics
|
| /freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/ |
| H A D | CodeGenTarget.h | 77 mutable CodeGenIntrinsicMap Intrinsics; variable 226 return Intrinsics[Def]; in getIntrinsic()
|
| H A D | CodeGenDAGPatterns.h | 1117 CodeGenIntrinsicTable Intrinsics; variable 1174 for (const CodeGenIntrinsic &Intrinsic : Intrinsics) in getIntrinsic() 1181 if (IID - 1 < Intrinsics.size()) in getIntrinsicInfo() 1182 return Intrinsics[IID - 1]; in getIntrinsicInfo() 1187 for (unsigned i = 0, e = Intrinsics.size(); i != e; ++i) in getIntrinsicID() 1188 if (Intrinsics[i].TheDef == R) in getIntrinsicID()
|
| H A D | CodeGenTarget.cpp | 73 : Records(records), CGH(records), Intrinsics(records) { in CodeGenTarget()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | RewriteStatepointsForGC.cpp | 2607 SmallVectorImpl<CallInst *> &Intrinsics, in inlineGetBaseAndOffset() argument 2614 for (auto *Callsite : Intrinsics) in inlineGetBaseAndOffset() 3079 SmallVector<CallInst *, 64> Intrinsics; in runOnFunction() local 3094 Intrinsics.emplace_back(CI); in runOnFunction() 3098 if (ParsePointNeeded.empty() && Intrinsics.empty()) in runOnFunction() 3177 if (!Intrinsics.empty()) in runOnFunction() 3180 MadeChange |= inlineGetBaseAndOffset(F, Intrinsics, DVCache, KnownBases); in runOnFunction()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MSA.txt | 4 Intrinsics are lowered to SelectionDAG nodes where possible in order to enable
|
| /freebsd/contrib/llvm-project/clang/lib/Sema/ |
| H A D | SemaRISCV.cpp | 191 StringMap<uint32_t> Intrinsics; member in __anond8d1aa3c0211::RISCVIntrinsicManagerImpl 391 Intrinsics.insert({Name, Index}); in InitRVVIntrinsic() 485 auto Itr = Intrinsics.find(Name); in CreateIntrinsicIfFound() 486 if (Itr != Intrinsics.end()) { in CreateIntrinsicIfFound()
|
| /freebsd/lib/clang/libllvm/ |
| H A D | Makefile | 924 SRCS_MIN+= IR/Intrinsics.cpp 2227 llvm/IR/IntrinsicEnums.inc: ${LLVM_SRCS}/include/llvm/IR/Intrinsics.td 2230 ${LLVM_SRCS}/include/llvm/IR/Intrinsics.td 2233 llvm/IR/IntrinsicImpl.inc: ${LLVM_SRCS}/include/llvm/IR/Intrinsics.td 2236 ${LLVM_SRCS}/include/llvm/IR/Intrinsics.td 2244 llvm/IR/Intrinsics${arch:H}.h: ${LLVM_SRCS}/include/llvm/IR/Intrinsics.td 2247 ${LLVM_SRCS}/include/llvm/IR/Intrinsics.td 2248 TGHDRS+= llvm/IR/Intrinsics${arch:H}.h
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUGISel.td | 371 // FIXME: Intrinsics aren't marked as commutable, so we need to add an explicit
|
| H A D | AMDGPULowerBufferFatPointers.cpp | 2506 SmallVector<Function *> Intrinsics; in run() local 2522 Intrinsics.push_back(NewF); in run() 2538 for (Function *F : Intrinsics) { in run()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Coroutines/ |
| H A D | CoroSplit.cpp | 625 SmallVector<DbgVariableIntrinsic *, 8> Intrinsics; in collectDbgVariableIntrinsics() local 631 Intrinsics.push_back(DVI); in collectDbgVariableIntrinsics() 633 return {Intrinsics, DbgVariableRecords}; in collectDbgVariableIntrinsics()
|
| /freebsd/contrib/llvm-project/clang/include/clang/Basic/ |
| H A D | arm_mve.td | 826 // Intrinsics named with explicit memory and element sizes that match: 855 // Intrinsics with the memory size narrower than the vector element, so that 883 // Intrinsics named with explicit memory and element sizes that match: 916 // Intrinsics with the memory size narrower than the vector element, so that
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/DirectX/ |
| H A D | DXIL.td | 14 include "llvm/IR/Intrinsics.td" 381 // LLVM Intrinsics DXIL Operation maps from
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonIntrinsicsV60.td | 9 // This file describes the Hexagon V60 Compiler Intrinsics in TableGen format.
|