Home
last modified time | relevance | path

Searched refs:Intf (Results 1 – 6 of 6) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DRegAllocEvictionAdvisor.cpp213 for (const LiveInterval *Intf : reverse(Interferences)) { in canEvictInterferenceBasedOnCost() local
214 assert(Intf->reg().isVirtual() && in canEvictInterferenceBasedOnCost()
220 if (FixedRegisters.count(Intf->reg())) in canEvictInterferenceBasedOnCost()
224 if (RA.getExtraInfo().getStage(*Intf) == RS_Done) in canEvictInterferenceBasedOnCost()
234 (Intf->isSpillable() || in canEvictInterferenceBasedOnCost()
237 MRI->getRegClass(Intf->reg()))); in canEvictInterferenceBasedOnCost()
239 unsigned IntfCascade = RA.getExtraInfo().getCascade(Intf->reg()); in canEvictInterferenceBasedOnCost()
251 bool BreaksHint = VRM->hasPreferredPhys(Intf->reg()); in canEvictInterferenceBasedOnCost()
254 Cost.MaxWeight = std::max(Cost.MaxWeight, Intf->weight()); in canEvictInterferenceBasedOnCost()
261 if (!shouldEvict(VirtReg, IsHint, *Intf, BreaksHint)) in canEvictInterferenceBasedOnCost()
[all …]
H A DRegAllocGreedy.cpp505 for (const LiveInterval *Intf : Intfs) { in evictInterference() local
507 if (!VRM->hasPhys(Intf->reg())) in evictInterference()
510 Matrix->unassign(*Intf); in evictInterference()
511 assert((ExtraInfo->getCascade(Intf->reg()) < Cascade || in evictInterference()
512 VirtReg.isSpillable() < Intf->isSpillable()) && in evictInterference()
514 ExtraInfo->setCascade(Intf->reg(), Cascade); in evictInterference()
516 NewVRegs.push_back(Intf->reg()); in evictInterference()
601 bool RAGreedy::addSplitConstraints(InterferenceCache::Cursor Intf, in addSplitConstraints() argument
613 Intf.moveToBlock(BC.Number); in addSplitConstraints()
621 if (!Intf.hasInterference()) in addSplitConstraints()
[all …]
H A DRegAllocBasic.cpp216 for (const auto *Intf : reverse(Q.interferingVRegs())) { in spillInterferences() local
217 if (!Intf->isSpillable() || Intf->weight() > VirtReg.weight()) in spillInterferences()
219 Intfs.push_back(Intf); in spillInterferences()
H A DMLRegallocEvictAdvisor.cpp
H A DMLRegAllocEvictAdvisor.cpp628 for (const LiveInterval *Intf : reverse(IFIntervals)) { in loadInterferenceFeatures() local
629 assert(Intf->reg().isVirtual() && in loadInterferenceFeatures()
637 if (FixedRegisters.count(Intf->reg())) in loadInterferenceFeatures()
639 if (RA.getExtraInfo().getStage(*Intf) == RS_Done) in loadInterferenceFeatures()
643 (Intf->isSpillable() || in loadInterferenceFeatures()
646 MRI->getRegClass(Intf->reg()))); in loadInterferenceFeatures()
648 unsigned IntfCascade = RA.getExtraInfo().getCascade(Intf->reg()); in loadInterferenceFeatures()
655 LocalIntfs += (IsLocal && LIS->intervalIsInOneMBB(*Intf) && in loadInterferenceFeatures()
656 (!EnableLocalReassign || !canReassign(*Intf, PhysReg))); in loadInterferenceFeatures()
H A DRegAllocGreedy.h230 InterferenceCache::Cursor Intf; member
239 Intf.setPhysReg(Cache, Reg); in reset()