Home
last modified time | relevance | path

Searched refs:IntOp (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMInstrNEON.td2538 ValueType ResTy, ValueType OpTy, SDPatternOperator IntOp>
2541 [(set DPR:$Vd, (ResTy (IntOp (OpTy DPR:$Vm))))]>;
2545 ValueType ResTy, ValueType OpTy, SDPatternOperator IntOp>
2548 [(set QPR:$Vd, (ResTy (IntOp (OpTy QPR:$Vm))))]>;
2553 ValueType ResTy, ValueType OpTy, SDPatternOperator IntOp>
2556 [(set DPR:$Vd, (ResTy (IntOp (OpTy DPR:$Vm))))]>;
2560 ValueType ResTy, ValueType OpTy, SDPatternOperator IntOp>
2563 [(set QPR:$Vd, (ResTy (IntOp (OpTy QPR:$Vm))))]>;
2568 ValueType ResTy, ValueType OpTy, SDPatternOperator IntOp>
2571 [(set QPR:$Vd, (ResTy (IntOp (OpTy QPR:$Vm))))]>;
[all …]
H A DARMISelLowering.cpp18210 unsigned IntOp = N.getConstantOperandVal(1); in SearchLoopIntrinsic() local
18211 if (IntOp != Intrinsic::test_start_loop_iterations && in SearchLoopIntrinsic()
18212 IntOp != Intrinsic::loop_decrement_reg) in SearchLoopIntrinsic()
18288 unsigned IntOp = Int->getConstantOperandVal(1); in PerformHWLoopCombine() local
18301 if (IntOp == Intrinsic::test_start_loop_iterations) { in PerformHWLoopCombine()
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/AsmParser/
H A DWebAssemblyAsmParser.cpp56 struct IntOp { struct
74 struct IntOp Int;
82 WebAssemblyOperand(KindTy K, SMLoc Start, SMLoc End, IntOp I) in WebAssemblyOperand()
392 WebAssemblyOperand::IntOp{Val})); in parseSingleInteger()
463 WebAssemblyOperand::IntOp{-1})); in checkForP2AlignIfLoadStore()
478 WebAssemblyOperand::IntOp{static_cast<int64_t>(BT)})); in addBlockTypeOperand()
534 WebAssemblyOperand::IntOp{0}); in parseFunctionTableOperand()
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXIntrinsics.td217 multiclass VOTE<NVPTXRegClass regclass, string mode, Intrinsic IntOp> {
220 [(set regclass:$dest, (IntOp Int1Regs:$pred))]>,
230 multiclass VOTE_SYNC<NVPTXRegClass regclass, string mode, Intrinsic IntOp> {
233 [(set regclass:$dest, (IntOp imm:$mask, Int1Regs:$pred))]>,
237 [(set regclass:$dest, (IntOp Int32Regs:$mask, Int1Regs:$pred))]>,
246 multiclass MATCH_ANY_SYNC<NVPTXRegClass regclass, string ptxtype, Intrinsic IntOp,
250 [(set Int32Regs:$dest, (IntOp imm:$mask, imm:$value))]>,
254 [(set Int32Regs:$dest, (IntOp Int32Regs:$mask, imm:$value))]>,
258 [(set Int32Regs:$dest, (IntOp imm:$mask, regclass:$value))]>,
262 [(set Int32Regs:$dest, (IntOp Int32Regs:$mask, regclass:$value))]>,
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DScalarEvolution.cpp1118 const SCEV *IntOp = SCEVPtrToIntSinkingRewriter::rewrite(Op, *this); in getLosslessPtrToIntExpr() local
1119 assert(IntOp->getType()->isIntegerTy() && in getLosslessPtrToIntExpr()
1122 return IntOp; in getLosslessPtrToIntExpr()
1128 const SCEV *IntOp = getLosslessPtrToIntExpr(Op); in getPtrToIntExpr() local
1129 if (isa<SCEVCouldNotCompute>(IntOp)) in getPtrToIntExpr()
1130 return IntOp; in getPtrToIntExpr()
1132 return getTruncateOrZeroExtend(IntOp, Ty); in getPtrToIntExpr()
8049 const SCEV *IntOp = getPtrToIntExpr(Op, DstIntTy); in createSCEV() local
8050 if (isa<SCEVCouldNotCompute>(IntOp)) in createSCEV()
8052 return IntOp; in createSCEV()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64InstrFormats.td6908 Intrinsic IntOp> {
6912 [(set (v8i8 V64:$Rd), (IntOp (v8i16 V128:$Rn), (v8i16 V128:$Rm)))]>;
6920 [(set (v4i16 V64:$Rd), (IntOp (v4i32 V128:$Rn), (v4i32 V128:$Rm)))]>;
6928 [(set (v2i32 V64:$Rd), (IntOp (v2i64 V128:$Rn), (v2i64 V128:$Rm)))]>;
6937 def : Pat<(concat_vectors (v8i8 V64:$Rd), (IntOp (v8i16 V128:$Rn),
6942 def : Pat<(concat_vectors (v4i16 V64:$Rd), (IntOp (v4i32 V128:$Rn),
6947 def : Pat<(concat_vectors (v2i32 V64:$Rd), (IntOp (v2i64 V128:$Rn),
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp52965 SDValue IntOp = DAG.getNode(IntOpcode, dl, IntVT, Op0, Op1); in lowerX86FPLogicOp() local
52966 return DAG.getBitcast(VT, IntOp); in lowerX86FPLogicOp()