Home
last modified time | relevance | path

Searched refs:InstName (Results 1 – 18 of 18) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/MC/
H A DMCInst.cpp92 StringRef InstName = Printer ? Printer->getOpcodeName(getOpcode()) : ""; in dump_pretty() local
93 dump_pretty(OS, InstName, Separator, Ctx); in dump_pretty()
/freebsd/contrib/llvm-project/llvm/tools/llvm-tapi-diff/
H A DDiffEngine.h
/freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/
H A DVarLenCodeEmitterGen.cpp298 std::string InstName = in run() local
302 CaseMap[Case].push_back(std::move(InstName)); in run()
315 for (const auto &InstName : InstList) in run() local
316 OS << LS << " case " << InstName << ":"; in run()
H A DCodeGenSchedule.cpp137 StringRef InstName = Inst->TheDef->getName(); in apply() local
138 if (InstName.starts_with(Prefix) && in apply()
139 (!Regexpr || Regexpr->match(InstName.substr(Prefix.size())))) { in apply()
165 StringRef InstName = Inst->TheDef->getName(); in apply() local
166 if (!Regexpr || Regexpr->match(InstName.substr(Prefix.size()))) { in apply()
865 StringRef InstName = Inst->TheDef->getName(); in collectSchedClasses() local
883 dbgs() << "Itinerary for " << InstName << ": " in collectSchedClasses()
889 dbgs() << "SchedRW machine model for " << InstName; in collectSchedClasses()
902 << InstName); in collectSchedClasses()
H A DCodeGenDAGPatterns.cpp2510 static void emitTooManyOperandsError(TreePattern &TP, StringRef InstName, in emitTooManyOperandsError() argument
2512 TP.error("Instruction '" + InstName + "' was provided " + Twine(Actual) + in emitTooManyOperandsError()
2516 static void emitTooFewOperandsError(TreePattern &TP, StringRef InstName, in emitTooFewOperandsError() argument
2518 TP.error("Instruction '" + InstName + "' expects more than the provided " + in emitTooFewOperandsError()
/freebsd/contrib/llvm-project/clang/utils/TableGen/
H A DRISCVVEmitter.cpp191 static unsigned getSegInstLog2SEW(StringRef InstName) { in getSegInstLog2SEW() argument
195 if (InstName.starts_with("vloxseg") || InstName.starts_with("vluxseg") || in getSegInstLog2SEW()
196 InstName.starts_with("vsoxseg") || InstName.starts_with("vsuxseg")) in getSegInstLog2SEW()
244 return SegInsts.lookup(InstName); in getSegInstLog2SEW()
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DCodeEmitterGen.cpp547 std::string InstName = in run() local
552 CaseMap[Case].push_back(InstName); in run()
553 BitOffsetCaseMap[BitOffsetCase].push_back(std::move(InstName)); in run()
H A DGlobalISelCombinerEmitter.cpp1301 for (auto InstName : FI->copy_flags()) { in checkSemantics() local
1302 auto It = MatchPats.find(InstName); in checkSemantics()
1304 PrintError("unknown instruction '$" + InstName + in checkSemantics()
1311 "'$" + InstName + in checkSemantics()
2098 for (StringRef InstName : FI->copy_flags()) in emitInstructionApplyPattern() local
2099 DstMI.addCopiedMIFlags(M.getInstructionMatcher(InstName)); in emitInstructionApplyPattern()
2204 StringRef InstName = CGP->getInst().TheDef->getName(); in isLiteralImm() local
2205 return (InstName == "G_CONSTANT" || InstName == "G_FCONSTANT") && in isLiteralImm()
H A DGlobalISelEmitter.cpp1937 StringRef InstName = Inst.TheDef->getName(); in inferRegClassFromInstructionPattern() local
1938 if (InstName == "REG_SEQUENCE") { in inferRegClassFromInstructionPattern()
1947 if (InstName == "COPY_TO_REGCLASS") { in inferRegClassFromInstructionPattern()
1956 if (InstName == "INSERT_SUBREG") { in inferRegClassFromInstructionPattern()
1967 if (InstName == "EXTRACT_SUBREG") { in inferRegClassFromInstructionPattern()
1988 if (InstName == "SUBREG_TO_REG") { in inferRegClassFromInstructionPattern()
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/AsmParser/
H A DWebAssemblyAsmParser.cpp476 bool checkForP2AlignIfLoadStore(OperandVector &Operands, StringRef InstName) { in checkForP2AlignIfLoadStore() argument
478 auto IsLoadStore = InstName.contains(".load") || in checkForP2AlignIfLoadStore()
479 InstName.contains(".store") || in checkForP2AlignIfLoadStore()
480 InstName.contains("prefetch"); in checkForP2AlignIfLoadStore()
481 auto IsAtomic = InstName.contains("atomic."); in checkForP2AlignIfLoadStore()
497 auto IsLoadStoreLane = InstName.contains("_lane"); in checkForP2AlignIfLoadStore()
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEInstrPatternsVec.td123 class Mask_Binary<ValueType MaskVT, SDPatternOperator MaskOp, string InstName> :
124 Pat<(MaskVT (MaskOp MaskVT:$ma, MaskVT:$mb)), (!cast<Instruction>(InstName#"mm") $ma, $mb)>;
/freebsd/contrib/llvm-project/clang/include/clang/Basic/
H A Darm_neon.td347 let InstName = "vcge" in
350 let InstName = "vcgt" in
352 let InstName = "vacge" in {
356 let InstName = "vacgt" in {
548 let InstName = "vmov" in
555 let InstName = "vmov" in
568 let InstName = "vmov" in {
576 let InstName = "" in
591 let InstName = "vmov" in {
621 let InstName = "vtbl" in {
[all …]
H A Darm_neon_incl.td284 string InstName = "";
/freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/GlobalISel/
H A DPatterns.cpp364 void MIFlagsInfo::addCopyFlag(StringRef InstName) { CopyF.insert(InstName); } in addCopyFlag() argument
H A DPatterns.h435 void addCopyFlag(StringRef InstName);
/freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVModuleAnalysis.cpp1692 std::string InstName; in addInstrRequirements() local
1695 InstName = "OpCooperativeMatrixPrefetchINTEL"; in addInstrRequirements()
1698 InstName = "OpCooperativeMatrixLoadCheckedINTEL"; in addInstrRequirements()
1701 InstName = "OpCooperativeMatrixStoreCheckedINTEL"; in addInstrRequirements()
1707 InstName + " instruction requires the " in addInstrRequirements()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/
H A DDebugify.cpp508 auto InstName = Instruction::getOpcodeName(Instr->getOpcode()); in checkInstructions() local
515 {"instr", InstName}, in checkInstructions()
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXIntrinsics.td788 class PREFETCH_INTRS<string InstName> :
790 InstName,
792 !subst(".", "_", InstName))) addr:$addr)]>,