Searched refs:InsnType (Results 1 – 4 of 4) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/Disassembler/ |
| H A D | MipsDisassembler.cpp | 387 template <typename InsnType> 388 static DecodeStatus DecodeINSVE_DF(MCInst &MI, InsnType insn, uint64_t Address, 391 template <typename InsnType> 392 static DecodeStatus DecodeDAHIDATIMMR6(MCInst &MI, InsnType insn, 396 template <typename InsnType> 397 static DecodeStatus DecodeDAHIDATI(MCInst &MI, InsnType insn, uint64_t Address, 400 template <typename InsnType> 401 static DecodeStatus DecodeAddiGroupBranch(MCInst &MI, InsnType insn, 405 template <typename InsnType> 406 static DecodeStatus DecodePOP35GroupBranchMMR6(MCInst &MI, InsnType insn, [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/ |
| H A D | AMDGPUDisassembler.h | 117 template <typename InsnType> 118 DecodeStatus tryDecodeInst(const uint8_t *Table, MCInst &MI, InsnType Inst, 120 template <typename InsnType> 122 MCInst &MI, InsnType Inst, uint64_t Address,
|
| H A D | AMDGPUDisassembler.cpp | 452 template <typename InsnType> 454 InsnType Inst, uint64_t Address, in tryDecodeInst() 480 template <typename InsnType> 483 MCInst &MI, InsnType Inst, uint64_t Address, in tryDecodeInst()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCCodeEmitter.cpp | 494 unsigned InsnType = HexagonMCInstrInfo::getType(MCII, MI); in getFixupNoBits() local 497 if (InsnType == HexagonII::TypeEXTENDER) { in getFixupNoBits()
|