Searched refs:InsnS (Results 1 – 4 of 4) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/Disassembler/ |
H A D | ARCDisassembler.cpp | 87 DecodeSignedOperand(MCInst &Inst, unsigned InsnS, uint64_t Address = 0, 92 DecodeFromCyclicRange(MCInst &Inst, unsigned InsnS, uint64_t Address = 0, 96 static DecodeStatus DecodeBranchTargetS(MCInst &Inst, unsigned InsnS, 197 static DecodeStatus DecodeBranchTargetS(MCInst &Inst, unsigned InsnS, in DecodeBranchTargetS() argument 202 DecodeSymbolicOperandOff(Inst, Address, SignExtend32<B>(InsnS), Decoder); in DecodeBranchTargetS() 207 static DecodeStatus DecodeSignedOperand(MCInst &Inst, unsigned InsnS, in DecodeSignedOperand() argument 213 SignExtend32<B>(maskTrailingOnes<decltype(InsnS)>(B) & InsnS))); in DecodeSignedOperand() 218 static DecodeStatus DecodeFromCyclicRange(MCInst &Inst, unsigned InsnS, in DecodeFromCyclicRange() argument 225 MCOperand::createImm(InsnS < max ? static_cast<int>(InsnS) : -1)); in DecodeFromCyclicRange()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVInstrInfo.td | 1121 def InsnS : DirectiveInsnS<(outs), (ins uimm7_opcode:$opcode, uimm3:$funct3, 1172 (InsnS uimm7_opcode:$opcode, uimm3:$funct3, AnyReg:$rs2, 1175 (InsnS uimm7_opcode:$opcode, uimm3:$funct3, AnyReg:$rs2,
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/AsmParser/ |
H A D | SystemZAsmParser.cpp | 673 { "s", SystemZ::InsnS, 2,
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZInstrInfo.td | 2214 def InsnS : DirectiveInsnS<(outs),
|