| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86TileConfig.cpp | 112 unsigned Index0 = (PhysReg - X86::TMM0_TMM1) * 2; in collectVirtRegShapes() local
118 if (!Phys2Shapes[Index0].isValid()) { in collectVirtRegShapes()
120 Phys2Shapes[Index0] = std::move(Shape0); in collectVirtRegShapes()
|
| /freebsd/contrib/llvm-project/llvm/lib/Option/ |
| H A D | ArgList.cpp | 229 unsigned Index0 = MakeIndex(String0); in MakeIndex() local
231 assert(Index0 + 1 == Index1 && "Unexpected non-consecutive indices!"); in MakeIndex()
233 return Index0; in MakeIndex()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/DirectX/ |
| H A D | DXILOpLowering.cpp | 469 Value *Index0 = CI->getArgOperand(1); in lowerTypedBufferLoad() local
477 std::array<Value *, 3> Args{Handle, Index0, Index1}; in lowerTypedBufferLoad()
504 Value *Index0 = CI->getArgOperand(1); in lowerRawBufferLoad() local
515 {Handle, Index0, Index1, Mask, Align}, in lowerRawBufferLoad()
518 {Handle, Index0, Index1}, CI->getName(), in lowerRawBufferLoad()
598 Value *Index0 = CI->getArgOperand(1); in lowerBufferStore() local
652 Handle, Index0, Index1, DataElements[0], in lowerBufferStore()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | VectorCombine.cpp | 386 unsigned Index0 = Index0C->getZExtValue(); in getShuffleExtract() local
390 if (Index0 == Index1) in getShuffleExtract()
396 TTI.getVectorInstrCost(*Ext0, VecTy, CostKind, Index0); in getShuffleExtract()
414 if (PreferredExtractIndex == Index0) in getShuffleExtract()
420 return Index0 > Index1 ? Ext0 : Ext1; in getShuffleExtract()
1286 uint64_t Index0, Index1; in foldExtractedCmps() local
1287 if (!match(I0, m_ExtractElt(m_Value(X), m_ConstantInt(Index0))) || in foldExtractedCmps()
1309 TTI.getVectorInstrCost(*Ext0, VecTy, CostKind, Index0); in foldExtractedCmps()
1323 int CheapIndex = ConvertToShuf == Ext0 ? Index1 : Index0; in foldExtractedCmps()
1324 int ExpensiveIndex = ConvertToShuf == Ext0 ? Index0 : Index1; in foldExtractedCmps()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUSwLowerLDS.cpp | 599 Constant *Index0 = ConstantInt::get(Int32Ty, 0); in updateMallocSizeForDynamicLDS() local
604 MetadataStructType, SwLDSMetadata, {Index0, Index1, Index2Offset}); in updateMallocSizeForDynamicLDS()
610 {Index0, Index1, Index2Size}); in updateMallocSizeForDynamicLDS()
616 MetadataStructType, SwLDSMetadata, {Index0, Index1, Index2AlignedSize}); in updateMallocSizeForDynamicLDS()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| H A D | AMDGPUInstPrinter.cpp | 1278 unsigned Index0 = !!(Mod & SISrcMods::OP_SEL_0); in printOpSel() local
1280 if (Index0 || Index1) in printOpSel()
1281 O << " op_sel:[" << Index0 << ',' << Index1 << ']'; in printOpSel()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineVectorOps.cpp | 1640 uint64_t Index0, Index1; in foldTruncInsEltPair() local
1644 m_ConstantInt(Index0))) || in foldTruncInsEltPair()
1650 if (Index0 + 1 != Index1 || Index0 & 1) in foldTruncInsEltPair()
1679 uint64_t NewIndex = IsBigEndian ? Index1 / 2 : Index0 / 2; in foldTruncInsEltPair()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 28139 int Index0, Index1; in scalarizeBinOpOfSplats() local
28140 SDValue Src0 = DAG.getSplatSourceVector(N0, Index0); in scalarizeBinOpOfSplats()
28146 if (!Src0 || !Src1 || Index0 != Index1 || in scalarizeBinOpOfSplats()
28149 !(IsBothSplatVector || TLI.isExtractVecEltCheap(VT, Index0)) || in scalarizeBinOpOfSplats()
28178 SDValue IndexC = DAG.getVectorIdxConstant(Index0, DL); in scalarizeBinOpOfSplats()
28198 int Index0; in SimplifyVCastOp() local
28199 SDValue Src0 = DAG.getSplatSourceVector(N0, Index0); in SimplifyVCastOp()
28202 TLI.isExtractVecEltCheap(VT, Index0)) && in SimplifyVCastOp()
28207 SDValue IndexC = DAG.getVectorIdxConstant(Index0, DL); in SimplifyVCastOp()
|