Home
last modified time | relevance | path

Searched refs:In0 (Results 1 – 3 of 3) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/
H A DLoopVectorizationLegality.cpp1208 Value *In0 = const_cast<Value *>(V); in isInductionPhi() local
1209 PHINode *PN = dyn_cast_or_null<PHINode>(In0); in isInductionPhi()
H A DVPlanRecipes.cpp1661 Value *In0 = State.get(getIncomingValue(In), Part, OnlyFirstLaneUsed); in execute() local
1663 Entry[Part] = In0; // Initialize with the first incoming value. in execute()
1669 State.Builder.CreateSelect(Cond, In0, Entry[Part], "predphi"); in execute()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp55578 SDValue In0, In1; in matchPMADDWD_2() local
55615 if (!In0) { in matchPMADDWD_2()
55616 In0 = N00In; in matchPMADDWD_2()
55621 if (In0.getValueSizeInBits() < VT.getSizeInBits() || in matchPMADDWD_2()
55627 if (In0 != N00In) in matchPMADDWD_2()
55629 if (In0 != N10In) in matchPMADDWD_2()
55631 if (In0 != N00In || In1 != N01In || In0 != N10In || In1 != N11In) in matchPMADDWD_2()
55650 if (OutVT16.bitsLT(In0.getValueType())) { in matchPMADDWD_2()
55651 In0 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, OutVT16, In0, in matchPMADDWD_2()
55658 return SplitOpsAndApply(DAG, Subtarget, DL, VT, { In0, In1 }, in matchPMADDWD_2()