| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | FastISel.cpp | 447 bool FastISel::selectBinaryOp(const User *I, unsigned ISDOpcode) { in selectBinaryOp() argument
460 if (VT == MVT::i1 && ISD::isBitwiseLogicOp(ISDOpcode)) in selectBinaryOp()
475 fastEmit_ri_(VT.getSimpleVT(), ISDOpcode, Op1, CI->getZExtValue(), in selectBinaryOp()
494 if (ISDOpcode == ISD::SDIV && isa<BinaryOperator>(I) && in selectBinaryOp()
497 ISDOpcode = ISD::SRA; in selectBinaryOp()
501 if (ISDOpcode == ISD::UREM && isa<BinaryOperator>(I) && in selectBinaryOp()
504 ISDOpcode = ISD::AND; in selectBinaryOp()
507 Register ResultReg = fastEmit_ri_(VT.getSimpleVT(), ISDOpcode, Op0, Imm, in selectBinaryOp()
523 ISDOpcode, Op0, Op1); in selectBinaryOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsFastISel.cpp | 169 bool selectDivRem(const Instruction *I, unsigned ISDOpcode);
1909 bool MipsFastISel::selectDivRem(const Instruction *I, unsigned ISDOpcode) { in selectDivRem() argument
1919 switch (ISDOpcode) { in selectDivRem()
1944 unsigned MFOpc = (ISDOpcode == ISD::SREM || ISDOpcode == ISD::UREM) in selectDivRem()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | FastISel.h | 509 bool selectBinaryOp(const User *I, unsigned ISDOpcode);
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMFastISel.cpp | 169 bool SelectBinaryIntOp(const Instruction *I, unsigned ISDOpcode);
170 bool SelectBinaryFPOp(const Instruction *I, unsigned ISDOpcode);
1736 bool ARMFastISel::SelectBinaryIntOp(const Instruction *I, unsigned ISDOpcode) { in SelectBinaryIntOp() argument
1745 switch (ISDOpcode) { in SelectBinaryIntOp()
1776 bool ARMFastISel::SelectBinaryFPOp(const Instruction *I, unsigned ISDOpcode) { in SelectBinaryFPOp() argument
1797 switch (ISDOpcode) { in SelectBinaryFPOp()
|
| H A D | ARMTargetTransformInfo.cpp | 1335 int ISDOpcode = TLI->InstructionOpcodeToISD(Opcode); in getArithmeticInstrCost() local
1340 switch (ISDOpcode) { in getArithmeticInstrCost()
1397 if (const auto *Entry = CostTableLookup(CostTbl, ISDOpcode, LT.second)) in getArithmeticInstrCost()
1453 if (TLI->isOperationLegalOrCustomOrPromote(ISDOpcode, LT.second)) in getArithmeticInstrCost()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCFastISel.cpp | 133 bool SelectBinaryIntOp(const Instruction *I, unsigned ISDOpcode);
1268 bool PPCFastISel::SelectBinaryIntOp(const Instruction *I, unsigned ISDOpcode) { in SelectBinaryIntOp() argument
1286 switch (ISDOpcode) { in SelectBinaryIntOp()
1362 if (ISDOpcode == ISD::SUB) in SelectBinaryIntOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | CodeGenPrepare.cpp | 2114 int ISDOpcode = TLI.InstructionOpcodeToISD(TruncUser->getOpcode()); in SinkShiftAndTruncate() local
2115 if (!ISDOpcode) in SinkShiftAndTruncate()
2124 ISDOpcode, TLI.getValueType(DL, TruncUser->getType(), true))) in SinkShiftAndTruncate()
4362 int ISDOpcode = TLI.InstructionOpcodeToISD(PromotedInst->getOpcode()); in isPromotedInstructionLegal() local
4364 if (!ISDOpcode) in isPromotedInstructionLegal()
4368 ISDOpcode, TLI.getValueType(DL, PromotedInst->getType())); in isPromotedInstructionLegal()
7789 int ISDOpcode = TLI.InstructionOpcodeToISD(ToBePromoted->getOpcode()); in shouldPromote() local
7790 if (!ISDOpcode) in shouldPromote()
7794 ISDOpcode, TLI.getValueType(DL, getTransitionType(), true)); in shouldPromote()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 172 bool selectRem(const Instruction *I, unsigned ISDOpcode);
4613 bool AArch64FastISel::selectRem(const Instruction *I, unsigned ISDOpcode) { in selectRem() argument
4624 switch (ISDOpcode) { in selectRem()
|
| H A D | AArch64ISelLowering.cpp | 26047 static unsigned getAtomicLoad128Opcode(unsigned ISDOpcode, in getAtomicLoad128Opcode() argument
26053 assert(ISDOpcode != ISD::ATOMIC_LOAD_CLR && in getAtomicLoad128Opcode()
26055 assert(ISDOpcode != ISD::ATOMIC_LOAD_ADD && "There is no 128 bit LDADD"); in getAtomicLoad128Opcode()
26056 assert(ISDOpcode != ISD::ATOMIC_LOAD_SUB && "There is no 128 bit LDSUB"); in getAtomicLoad128Opcode()
26058 if (ISDOpcode == ISD::ATOMIC_LOAD_AND) { in getAtomicLoad128Opcode()
26079 if (ISDOpcode == ISD::ATOMIC_LOAD_OR) { in getAtomicLoad128Opcode()
26099 if (ISDOpcode == ISD::ATOMIC_SWAP) { in getAtomicLoad128Opcode()
26147 const unsigned ISDOpcode = N->getOpcode(); in ReplaceATOMIC_LOAD_128Results() local
26149 getAtomicLoad128Opcode(ISDOpcode, MemOp->getMergedOrdering()); in ReplaceATOMIC_LOAD_128Results()
26151 if (ISDOpcode == ISD::ATOMIC_LOAD_AND) { in ReplaceATOMIC_LOAD_128Results()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 9667 static unsigned getRVVReductionOp(unsigned ISDOpcode) { in getRVVReductionOp() argument
9668 switch (ISDOpcode) { in getRVVReductionOp()
|